Method for mapping in logic synthesis by logic classification

Details Method for mapping in logic synthesis by logic classification Method for mapping in logic synthesis by logic classification

1994-06-10

1996-07-16

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

055373305

ABSTRACT:
A method within a logic synthesis system provides for using tags attached to the nodes in a parse string generated from an abstract description of a logic design to classify portions of a heterogeneous design as open control, structure dominant, or direct map. The classification is then used to govern the amount of optimization allowed during logic synthesis. The classification is further used to seed or bypass the covering algorithms to produce the technology implementation desired by the designer. Structure dominance is a technique for "seeding" patterns by a designer which best fit the structure to the technology, which implies that the structural representation of the design as entered by the designer dominates the patterns located by the covering algorithm. However, other pattern matching functions are allowed to find better matches, if they exist, and the covering algorithm is allowed the final choice. Direct map processing bypasses optimization and covering altogether to implement the structural representation exactly as written, if possible, using the available elements in the target technology library. In the event that direct map is not possible, the node is processed as structure dominant.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4833619 (1989-05-01), Shimizu et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4896272 (1990-01-01), Kurosawa
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4964056 (1990-10-01), Bekki et al.
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5034899 (1991-07-01), Schult
patent: 5065335 (1991-11-01), Yokota et al.
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5349659 (1994-09-01), Do et al.
"Pattern Synthesis Sub-System", IBM Technical Disclosure Bulletin, vol. 32, No. 2, Jul. 1989, pp. 50-53.
King et al., "BDDMAP: a technology mapper based on a new covering algorithm", 29th ACM/IEEE Design Automation Conference, 1992 IEEE, Paper 30.2, pp. 484-487.
Trevillyan, "An Overview of Logic Synthesis Systems", 24th AVM/IEEE Design Automation Conference, 1987, Paper 9.1, pp. 166-172.

Affiliated with

Also associated with

Rating

Method for mapping in logic synthesis by logic classification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for mapping in logic synthesis by logic classification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for mapping in logic synthesis by logic classification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1789673