Method for manufacturing wafer level chip stack package

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S109000

Reexamination Certificate

active

07151009

ABSTRACT:
Provided is a method for manufacturing WLCSP devices that includes preparing at least two wafers, each wafer having a plurality of corresponding semiconductor chips, each semiconductor chip having through electrodes formed in the peripheral surface region, forming or applying a solid adhesive region to a central surface region, stacking a plurality of wafers and attaching corresponding chips provided on adjacent wafers with the solid adhesive region and connecting corresponding through electrodes of adjacent semiconductor chips, dividing the stacked wafers into individual chip stack packages, and injecting a liquid adhesive into a space remaining between adjacent semiconductor chips incorporated in the resulting chip stack package. By reducing the likelihood of void regions between adjacent semiconductor chips, it is expected that a method according to the exemplary embodiments of the present invention exhibit improved mechanical stability and reliability.

REFERENCES:
patent: 6204091 (2001-03-01), Smith et al.
patent: 6340846 (2002-01-01), LoBianco et al.
patent: 6650019 (2003-11-01), Glenn et al.
patent: 6939789 (2005-09-01), Huang et al.
patent: 2001-0060223 (2001-07-01), None
patent: 2001-0068512 (2001-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing wafer level chip stack package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing wafer level chip stack package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing wafer level chip stack package will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3656651

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.