Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Thinning of semiconductor substrate
Reexamination Certificate
2011-07-26
2011-07-26
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Thinning of semiconductor substrate
C257SE21567, C257SE21568
Reexamination Certificate
active
07985660
ABSTRACT:
The present invention provides a method for manufacturing an SOI wafer, including: a step of preparing a base wafer consisting of a p+silicon single crystal wafer and a bond wafer consisting of a silicon single crystal wafer containing a dopant at a lower concentration than that in the base wafer; a step of forming a silicon oxide film on an entire surface of the base wafer based on thermal oxidation; a step of bonding the bond wafer to the base wafer through the silicon oxide film; and a step of reducing a thickness of the bond wafer to form an SOI layer, wherein a step of forming a CVD insulator film on a surface on an opposite side of a bonding surface of the base wafer is provided before the thermal oxidation step for the base wafer. As a result, it is possible to provide the method for manufacturing an SOI wafer which can easily prevent the p-type dopant contained in the base wafer from outwardly diffusing from the surface on the opposite side of the bonding surface of the base wafer due to a high-temperature heat treatment, suppress this dopant from being mixed into the SOI layer, and reduce warpage.
REFERENCES:
patent: 5834363 (1998-11-01), Masanori
patent: 6008110 (1999-12-01), Samata et al.
patent: 2001/0046746 (2001-11-01), Yokokawa et al.
patent: 2003/0020096 (2003-01-01), Akiyama et al.
patent: 2007/0032043 (2007-02-01), Endo et al.
patent: 2008/0315349 (2008-12-01), Takei et al.
patent: 0 697 713 (1996-02-01), None
patent: 1 667 218 (2006-06-01), None
patent: A 52-044169 (1977-04-01), None
patent: A 05-226620 (1993-09-01), None
patent: A 08-037286 (1996-02-01), None
patent: A 09-266175 (1997-10-01), None
patent: A 09-266214 (1997-10-01), None
patent: A 2001-044085 (2001-02-01), None
patent: A 2006-270039 (2006-10-01), None
patent: WO 2005/027217 (2005-03-01), None
Chinese Office Action issued in Patent Application No. 200880016916.9, dated Aug. 4, 2010 (with translation).
Dec. 21, 2010 European Search Report issued in EP 08738597.7.
Noto Nobuhiko
Takeno Hiroshi
Yokokawa Isao
Enad Christine
Oliff & Berridg,e PLC
Shin Etsu Handotai Co., Ltd.
Smith Matthew
LandOfFree
Method for manufacturing soi wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing soi wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing soi wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2710571