Metal treatment – Compositions – Heat treating
Patent
1978-06-01
1980-02-05
Rutledge, L. Dewayne
Metal treatment
Compositions
Heat treating
156643, 357 91, H01L 2906, H01L 2176, H01L 21302
Patent
active
041871251
ABSTRACT:
Semiconductor integrated circuit structures and manufacturing methods wherein isolation grooves are etched into a semiconductor body by first bringing an anisotropic etchant in contact with portions of the surface of the body which are exposed by windows formed in an etch-resistant mask to form grooves with side walls which intersect the surface at acute angles. Next, an isotropic etchant is brought in contact with the walls of the etched grooves to remove portions of the body which are underneath the etch-resistant mask such that the mask extends over the side walls of the resulting grooves, the bottom walls of such grooves are disposed under the windows and the side walls maintain acute angle intersection with the surface. Junction isolation regions are formed by ion implanting particles into the bottom walls of the grooves, the mask shielding the side walls from such particles. This self-aligning process accurately controls the placement of the junction isolation regions and thereby reduces the depth required for the grooves in providing dielectric isolation. Because the grooves have side walls which intersect the surface at acute angles, and because the grooves are relatively shallow because of the addition of accurately placed junction isolation regions, subsequent metallization processing is more readily controllable.
REFERENCES:
patent: 3649395 (1972-03-01), Lee
patent: 3887404 (1975-06-01), Chane
patent: 3901737 (1975-08-01), Dash
patent: 3961999 (1976-06-01), Antipov
patent: 4047195 (1977-09-01), Allison
patent: 4056413 (1977-11-01), Yoshmura
Franz et al, ". . . Si-nitride into SiO.sub.2 . . ." Solid State Electronics, 14 (1971) 499.
Gaind et al., "Process for Etching Si" IBM-TDB, 16 (1973) 2291-2292.
Pannone Joseph D.
Raytheon Company
Roy Upendra
Rutledge L. Dewayne
Sharkansky Richard M.
LandOfFree
Method for manufacturing semiconductor structures by anisotropic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor structures by anisotropic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor structures by anisotropic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2179099