Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1979-12-26
1982-04-06
Roy, Upendra
Metal working
Method of mechanical manufacture
Assembling or joining
148 15, 148187, 357 59, H01L 2978, B01J 1700
Patent
active
043228810
ABSTRACT:
A method for producing semiconductor memory devices each including an MNOS-type transistor and an MNOS-type capacitor or an MOS-type transistor and an MNOS-type capacitor. A thick oxide layer is formed in predetermined patterns on the surface of the substrate so as to separate the memory cell areas. The surface of the wafer is then oxidized to form a thin oxide layer on which a layer of silicon nitride is deposited and over which a layer of polycrystalline silicon is formed. Portions of the layer of silicon nitride and layer of polycrystalline silicon are etched away in preferred patterns as are second portions of the layer of polycrystalline silicon to partially expose the layer of silicon nitride. Portions of the thin oxide layer are removed in areas where the second portions of the layer of polycrystalline silicon are etched away to thereby expose a first portion of the surface of the wafer. Following the diffusion of impurities into the wafer, a layer of thermal oxide is formed. Next, portions of the silicon nitride layer and the thin oxide layer are etched away to expose a second portion of the surface of the wafer. The wafer is again thermally oxidized to form a thin oxide film on the second portion of the surface through which contact holes are subsequently formed. A conductive interconnection pattern is then formed extending into the contact holes.
REFERENCES:
patent: 4114256 (1978-09-01), Thibault
patent: 4149307 (1979-04-01), Henderson
patent: 4151537 (1979-04-01), Goldman et al.
patent: 4152823 (1979-05-01), Hall
patent: 4163985 (1979-08-01), Schuermeyer et al.
patent: 4174252 (1979-11-01), Kressel et al.
patent: 4240845 (1980-12-01), Esch et al.
Enomoto Tatsuya
Shibata Hiroshi
Roy Upendra
Vlsi Technology Research Association
LandOfFree
Method for manufacturing semiconductor memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-587617