Method for manufacturing semiconductor memory device having a st

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 47, 437 48, 437 60, 437919, H01L 2170

Patent

active

052197816

ABSTRACT:
A capacitor of a semiconductor memory device includes a planar type capacitor portion formed on a surface of an impurity region and a stacked type capacitor portion extending above the gate electrode. The stacked capacitor portion has a three-layer structure of polycrystalline silicon in which upper, lower and side surfaces of a lower electrode are surrounded by a dielectric layer and the upper electrode. A portion of a dielectric layer in the stacked capacitor portion is coupled to another dielectric layer formed on the surface of one impurity region. The capacitor has a planar type capacitor provided in the planar area of occupation of the stacked capacitor portion, whereby the capacitance of the capacitor can be increased without increasing the planar area of occupation.

REFERENCES:
patent: 4700457 (1987-10-01), Matsukawa
patent: 4742018 (1988-05-01), Kimura et al.
patent: 4888628 (1989-12-01), Bergemont et al.
patent: 4899203 (1990-02-01), Ino
patent: 4953126 (1990-08-01), Ema
patent: 4974040 (1990-11-01), Taguchi et al.
patent: 5006481 (1991-04-01), Chan et al.
patent: 5116776 (1992-05-01), Cham et al.
IEDM Publication entitled "3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMS," by T. Ema et al., 1988, pp. 592-595.
T. Kisu, "A Novel Storage Capacitance Enlargement Structure Using a Double-Stacked Storage Node In STC Dram Cell", 20th Int'l. Conference on Solid State Devices and Materials, 1988, pp. 581-584.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing semiconductor memory device having a st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing semiconductor memory device having a st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor memory device having a st will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1042273

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.