Fishing – trapping – and vermin destroying
Patent
1994-07-20
1995-08-22
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437228, 437922, 148DIG55, H01L 2170, H01L 2700
Patent
active
054440122
ABSTRACT:
In depositing a silicon oxide film which constitutes part of a final passivation film onto a bonding pad formed on an interlayer insulating film, the silicon oxide depositing step is divided in two stages, and after the first deposition, the bonding pad is once exposed by etching, then the second deposition is performed, whereby the silicon oxide film which has thus been deposited in two stages is formed over a fuse element formed under the interlayer insulating film, while on the bonding pad is formed only the silicon oxide film deposited in the second stage. As a result, at the time of etching polyimide resin, silicon nitride film and silicon oxide film successively to expose the bonding pad, there remains a sufficient thickness of insulating film between the bottom of an aperture which is formed at the same time and the fuse element. Thereafter, an electrical test is conducted while applying a probe to the bonding pad and, where required, the fuse element located under the aperture is cut.
REFERENCES:
patent: 4455194 (1984-06-01), Yabu et al.
patent: 5025300 (1991-06-01), Billing et al.
patent: 5241212 (1993-08-01), Motonami et al.
Ariga Seiichi
Fukuda Kazushi
Hashiba Soichiro
Ikeda Shuji
Kanai Fumiyuki
Chaudhuri Olik
Hitachi , Ltd.
Hitachi ULSI Engineering Corp.
Tsai H. Jey
LandOfFree
Method for manufacturing semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2141560