Method for manufacturing semiconductor epitaxial crystal...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S417000, C438S311000, C438S680000, C257SE21006, C257SE21170, C257SE21320, C257SE21092, C257SE21121, C257SE21115, C257SE21117, C257SE21218, C257SE21278, C257SE21267, C257SE21293

Reexamination Certificate

active

07951685

ABSTRACT:
The present invention provides a method for manufacturing a gallium nitride semiconductor epitaxial crystal substrate with a dielectric film which has a low gate leak current and negligibly low gate lag, drain lag, and current collapse characteristics. The method for manufacturing a semiconductor epitaxial crystal substrate is a method for manufacturing a semiconductor epitaxial crystal substrate in which a dielectric layer of a nitride dielectric material or an oxide dielectric material in an amorphous form functioning as a passivation film or a gate insulator is provided on a surface of a nitride semiconductor crystal layer grown by metal organic chemical vapor deposition. In the method, after the nitride semiconductor crystal layer is grown in an epitaxial growth chamber, the dielectric layer is grown on the nitride semiconductor crystal layer in the epitaxial growth chamber.

REFERENCES:
patent: 5633516 (1997-05-01), Mishima et al.
patent: 5949096 (1999-09-01), Ohkubo et al.
patent: 6380050 (2002-04-01), Wang et al.
patent: 2005/0249876 (2005-11-01), Kawahara et al.
patent: 2354370 (2001-03-01), None
patent: 2000-058454 (2000-02-01), None
patent: 2001-068414 (2001-03-01), None
patent: 2004-023043 (2004-01-01), None
patent: 2004-531874 (2004-10-01), None
patent: 2005-268507 (2005-09-01), None
patent: 2005-322668 (2005-11-01), None
patent: WO 02/43125 (2002-05-01), None
Kordos et al., “High-power SiO2/AIGaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors,”Applied Physics Letters, 2005, vol. 87, 143501-1 through 143501-3.
Hashizume et al., “Surface passivation of GaN and GaN/AIGaN heterostructures by dielectric films and its application to insulated-gate heterostructure transistors,”J. Vac. Sci. Technol. B, vol. 21, No. 4, Jul./Aug. 2003, pp. 1828-1838.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing semiconductor epitaxial crystal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing semiconductor epitaxial crystal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor epitaxial crystal... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2708270

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.