Method for manufacturing semiconductor devices using...

Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S455000, C438S149000, C438S150000, C438S151000, C257S350000, C257SE21700, C257SE23002

Reexamination Certificate

active

08030177

ABSTRACT:
An object is to provide a method for manufacturing an SOI substrate including a single crystal silicon film whose plane orientation is (100) and a single crystal silicon film whose plane orientation is (110) with high yield. A first single crystal silicon substrate whose plane orientation is (100) is doped with first ions to form a first embrittlement layer. A second single crystal silicon substrate whose plane orientation is (110) is doped with second ions to selectively form a second embrittlement layer. Only part of the first single crystal silicon substrate is separated along the first embrittlement layer by first heat treatment, thereby forming a first single crystal silicon film. A region of the second single crystal silicon substrate, in which the second embrittlement layer is not formed, is removed. Part of the second single crystal silicon substrate is separated along the second embrittlement layer by second heat treatment, thereby forming a second single crystal silicon film.

REFERENCES:
patent: 4933298 (1990-06-01), Hasegawa
patent: 6320228 (2001-11-01), Yu
patent: 6372609 (2002-04-01), Aga et al.
patent: 6777309 (2004-08-01), Liao et al.
patent: 6982181 (2006-01-01), Hideo
patent: 7176072 (2007-02-01), Lee et al.
patent: 7179719 (2007-02-01), Droes et al.
patent: 7358147 (2008-04-01), Morimoto et al.
patent: 7488980 (2009-02-01), Takafuji et al.
patent: 7659582 (2010-02-01), Droes et al.
patent: 7919392 (2011-04-01), Takafuji et al.
patent: 2001/0019153 (2001-09-01), Sato et al.
patent: 2001/0053607 (2001-12-01), Sakaguchi et al.
patent: 2003/0087503 (2003-05-01), Sakaguchi et al.
patent: 2004/0119100 (2004-06-01), Nowak et al.
patent: 2004/0147092 (2004-07-01), Liao et al.
patent: 2004/0183133 (2004-09-01), Takafuji et al.
patent: 2005/0029224 (2005-02-01), Aspar et al.
patent: 2005/0032283 (2005-02-01), Itoga et al.
patent: 2005/0067619 (2005-03-01), Takafuji et al.
patent: 2005/0087739 (2005-04-01), Ogawa et al.
patent: 2005/0173761 (2005-08-01), Takafuji et al.
patent: 2005/0260800 (2005-11-01), Takano
patent: 2005/0266591 (2005-12-01), Hideo
patent: 2006/0068565 (2006-03-01), Droes et al.
patent: 2006/0172467 (2006-08-01), Lee et al.
patent: 2007/0108523 (2007-05-01), Ogawa et al.
patent: 2007/0122998 (2007-05-01), Droes et al.
patent: 2008/0283958 (2008-11-01), Ohnuma
patent: 2009/0050941 (2009-02-01), Yamazaki et al.
patent: 2009/0078939 (2009-03-01), Yamazaki et al.
patent: 2009/0095956 (2009-04-01), Takafuji et al.
patent: 2009/0191671 (2009-07-01), Takafuji et al.
patent: 2009/0206495 (2009-08-01), Itoga et al.
patent: 2009/0269907 (2009-10-01), Takafuji et al.
patent: 03-285351 (1991-12-01), None
patent: 2000-124092 (2000-04-01), None
patent: 2006-012995 (2006-01-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing semiconductor devices using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing semiconductor devices using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor devices using... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4297198

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.