Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1983-12-16
1985-11-12
Hearn, Brian E.
Metal working
Method of mechanical manufacture
Assembling or joining
29571, 29578, 148 15, 148DIG10, 148DIG11, 148DIG50, 357 34, 357 55, 156648, 156643, H01L 2182, H01L 21312, H01L 2126
Patent
active
045519110
ABSTRACT:
A method for manufacturing a semiconductor device which comprises the steps of forming a first groove in that portion of a semiconductor substrate where an isolation is to be formed; selectively forming a second groove narrower than the first groove in that surface region of the semiconductor substrate which is surrounded by said first groove; depositing a masking material over the whole surface of the semiconductor substrate with a thickness less than half the width of the first groove and greater than half the width of the second groove; aniotropically etching the deposited masking material to eliminate substantially its thickness, thus leaving the masking material on the side walls of the first groove and entirely in the second groove; introducing an impurity into the bottom of the first groove to form an impurity region; filling the first groove with an isolating material; and forming a semiconductor element in that section of the semiconductor substrate which is surrounded by an isolation consisting of the impurity region and the isolating material layer in the first groove. The semiconductor-manufacturing method of the invention forms an element isolation consisting of an isolating material filling the first groove and an impurity region, and also an interelement isolation region consisting of an isolating material filling the second groove which is narrower than the first groove, both isolations being formed with high precision.
REFERENCES:
patent: 4243435 (1981-01-01), Barile et al.
patent: 4372030 (1983-02-01), Saitoh
patent: 4445967 (1984-05-01), Kameyama
Tang, et al., "1.25 .mu.m Deep-Groove-Isolated Self-Aligned ECL Circuits," ISSCC Digest of Technical Papers, pp. 242-243, Feb. 12, 1982.
Kameyama Shuichi
Sasaki Gen
Hearn Brian E.
Hey David A.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1872818