Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2007-01-30
2007-01-30
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C257SE21252, C257SE21301, C257SE21637, C257SE21606, C257SE21600, C438S640000
Reexamination Certificate
active
11041981
ABSTRACT:
A method for manufacturing a semiconductor device comprising:a first step of successively forming a silicon oxide film and a silicon nitride film on a silicon substrate, followed by forming a silicon nitride oxide film or a multilayered film containing the silicon nitride oxide film on the silicon nitride film; a second step of forming a photoresist film having an opening portion located at the position corresponding to an element isolation area of the silicon substrate on the silicon nitride film or the multilayered film according to a photolithography method; a third step of forming a trench having a pair of tapered side surface portions on the confronting side surfaces thereof on the silicon nitride oxide film or the multilayered film by using the photoresist film as a mask, the tapered side surface portions being inclined toward the substrate side so as to approach each other; and a fourth step of patterning the silicon nitride film and the silicon oxide film by dry etching by using the photoresist film and the silicon nitride oxide film or the multilayered film as a mask.
REFERENCES:
patent: 6017796 (2000-01-01), Chen et al.
patent: 6197687 (2001-03-01), Buynoski
patent: 6605852 (2003-08-01), Mori et al.
patent: 6730992 (2004-05-01), Sakama et al.
patent: 6803661 (2004-10-01), Thakar et al.
patent: 6848454 (2005-02-01), Hirohama et al.
patent: 7001839 (2006-02-01), Fukuzumi
patent: 7071517 (2006-07-01), Kim et al.
patent: 2002/0146906 (2002-10-01), Brase et al.
patent: 04-196315 (1992-07-01), None
patent: 10-056021 (1998-02-01), None
patent: 2000-164701 (2000-06-01), None
patent: 2000-235969 (2000-08-01), None
patent: 2000-269192 (2000-09-01), None
patent: 2001-93970 (2001-04-01), None
patent: 2001-176841 (2001-06-01), None
patent: 2002-353195 (2002-12-01), None
patent: 2003-511857 (2003-03-01), None
Hashimoto Takayoshi
Hirohama Kazuhiro
Kanzawa Hideyuki
Sato Shin'ichi
Tanaka Masaru
Dinh Thu-Huong
Lindsay, Jr. Walter
Nixon & Vanderhye P.C.
Sharp Kabushiki Kaisha
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3792100