Fishing – trapping – and vermin destroying
Patent
1995-07-12
1998-04-07
Fourson, George R.
Fishing, trapping, and vermin destroying
437 41, 437 40, H01L 21265
Patent
active
057364141
ABSTRACT:
The aim of the present invention is to obtain a thin-film transistor which has a small OFF current. A film whose main component is aluminum and which will be the gate electrode is formed in an island shape, and a porous oxide layer is formed on its side surfaces by an anodic oxidation process. A source region and a drain region are then formed by performing impurity ion implantation. Further, the aforementioned oxide layer is removed, and lightly doped regions are formed by once again performing impurity ion implantation. In this way it is possible to obtain a construction which has lightly doped regions between the source/drain regions and the channel-forming regions.
REFERENCES:
patent: 4232327 (1980-11-01), Hsu
patent: 4468855 (1984-09-01), Sasaki
patent: 4646426 (1987-03-01), Sasaki
patent: 4728617 (1988-03-01), Woo et al.
patent: 4772927 (1988-09-01), Saito et al.
patent: 5100810 (1992-03-01), Yoshimi et al.
patent: 5289030 (1994-02-01), Yamazaki et al.
patent: 5292675 (1994-03-01), Kodama et al.
patent: 5308998 (1994-05-01), Yamazaki et al.
patent: 5403762 (1995-04-01), Takemura et al.
patent: 5430320 (1995-07-01), Lee
patent: 5468987 (1995-11-01), Yamazaki et al.
patent: 5474945 (1995-12-01), Yamazaki et al.
patent: 5492843 (1996-02-01), Adachi et al.
patent: 5495121 (1996-02-01), Yamazaki et al.
patent: 5508209 (1996-04-01), Chang
patent: 5521107 (1996-05-01), Yamazaki et al.
patent: 5523257 (1996-06-01), Yamazaki et al.
patent: 5561075 (1996-10-01), Nakazawa
patent: 5576231 (1996-11-01), Konuma et al.
patent: 5576802 (1996-11-01), Yamazaki et al.
patent: 5620905 (1997-04-01), Konuma et al.
Wolf, "Silicon Processing for the VLSI Era" vol. 3, Copyrigh .COPYRGT.1995 Lattice Press, pp. 608-611.
Blanche Bradley D.
Ferguson Jr. Gerald J.
Fourson George R.
Mulpuri S.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-12507