Fishing – trapping – and vermin destroying
Patent
1987-07-31
1988-03-15
Hearn, Brian
Fishing, trapping, and vermin destroying
437 57, 437 61, 437238, H01L 2176
Patent
active
047313439
ABSTRACT:
The invention relates to a method for the manufacture of insulating portions separating the active regions of a VLSI CMOS circuit wherein an oxide coated silicon substrate is etched in those regions in which minimal insulation is to be required by etching trenches in the oxide insulating layers overlying the minimal insulation regions and generating field oxide regions in the remaining portions separating the active regions. The etching is preferably carried out by a combination of dry and wet etching steps. The field oxide regions may be produced by the well known local oxidation of silicon (LOCOS).
REFERENCES:
patent: 3752711 (1973-08-01), Kooi et al.
patent: 3852104 (1974-12-01), Kooi et al.
patent: 4139442 (1979-02-01), Bondur et al.
patent: 4170492 (1979-10-01), Bartlett et al.
patent: 4325169 (1982-04-01), Pander et al.
patent: 4418094 (1983-11-01), See et al.
patent: 4420344 (1983-12-01), Davies et al.
patent: 4435896 (1984-03-01), Parillo et al.
patent: 4442591 (1984-04-01), Haken
patent: 4454648 (1984-06-01), Hsia
patent: 4484978 (1984-11-01), Keyser
patent: 4484979 (1984-11-01), Stocker
patent: 4490736 (1984-12-01), McElroy
patent: 4561170 (1985-12-01), Dacring et al.
patent: 4562638 (1986-01-01), Schwabe et al.
Zarowin; C. B., "Plasma Etch Anisatropy . . . ", Journal of the Electrochemical Society, vol. 130, #5, May 1983, pp. 1144-1152.
Philips Research Reports, vol. 26, No. 3, Jun. 1971, "Local Oxidation of Silicon; New Technical Aspects", pp. 157-165, Appels and Paffen.
IEDM Technical Digest, 1982, pp. 220-223, "Electrical Properties of MOS Devices Made with Silo Technology", Hui et al.
IEDM Technical Digest, 1982, pp. 224-227, "The Swami--A Defect Free and Near-Zero Bird's-Beak Local Oxidation Process and Its Application in VLSI Technology", Chiu et al.
IEEE Transaction on Electronic Devices, No. 4, Ed-29, Apr. 1982, pp. 541-547, "Direct Moat Isolation for VLSI", Wang et al.
Hearn Brian
McAndrews Kevin
Siemens Aktiengesellschaft
LandOfFree
Method for manufacturing insulation separating the active region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing insulation separating the active region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing insulation separating the active region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1926505