Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1983-12-23
1984-09-18
Ozaki, G.
Metal working
Method of mechanical manufacture
Assembling or joining
29578, 29591, 148187, 148188, 156646, 204192EC, H01L 21225
Patent
active
044715242
ABSTRACT:
An overall method for manufacturing an IGFET device having extremely shallow source and drain regions and reduced gate to source and drain overlap capacitances is disclosed. For silicon MOS devices, the method also provides for the formation of metal silicide layers on polysilicon gate electrodes and interconnection paths and the source and drain regions in the same fabrication step. Source and drain regions are formed by oxidation of an arsenic doped polysilicon source layer formed to be in contact with areas in the silicon surface in which such regions are to be formed. The rate of oxidation of the source layer exceeds the rate at which arsenic diffuses in the silicon at the oxidation temperature. Owing to a high segregation coefficient of arsenic in silicon dioxide, nearly all of the arsenic in the source layer is driven into extremely shallow source and drain regions which acquire high surface concentrations.
REFERENCES:
patent: 2953486 (1960-09-01), Atalla
patent: 3418180 (1968-12-01), Ku
patent: 3617824 (1971-11-01), Shinoda et al.
patent: 3664896 (1972-05-01), Duncan
patent: 3724065 (1973-04-01), Carbajal et al.
patent: 3798752 (1974-03-01), Fujimoto
patent: 3808060 (1974-04-01), Hays et al.
patent: 3928095 (1975-12-01), Harigaya et al.
patent: 4063967 (1977-12-01), Graul et al.
patent: 4182023 (1980-01-01), Cohen et al.
patent: 4274892 (1981-06-01), Templin
patent: 4319395 (1982-03-01), Lund et al.
patent: 4343677 (1982-08-01), Kinsbron et al.
patent: 4354309 (1982-10-01), Gardiner et al.
patent: 4355454 (1982-10-01), Tasch, Jr. et al.
patent: 4356040 (1982-10-01), Fu et al.
patent: 4356210 (1982-10-01), Imai et al.
patent: 4389255 (1983-06-01), Chen et al.
Kinsbron Eliezer
Lynch William T.
AT&T Bell Laboratories
Canepa Lucian C.
Ozaki G.
LandOfFree
Method for manufacturing an insulated gate field effect transist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing an insulated gate field effect transist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing an insulated gate field effect transist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-787482