Method for manufacturing a CMOS device having twin wells and an

Details Method for manufacturing a CMOS device having twin wells and an Method for manufacturing a CMOS device having twin wells and an

1992-04-29

1993-10-12

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 70, 437924, 148DIG70, H01L 2176

Patent

active

052525104

ABSTRACT:
A method for manufacturing a CMOS semiconductor device having twin wells is disclosed. The method of manufacturing the CMOS device comprises the following. A silicon substrate is provided. A thick oxide layer is deposited and a first photoresist layer is coated sequentially on the silicon substrate. Then an N-well mask pattern is formed by removing a portion of the first photoresist layer, thereby defining an alignment-key region and N-well region and forming a thin oxide layer on such regions. An N-type impurity implantion process is then performed through exposed portions of the thin oxide layer into the silicon substrate, and the first photoresist layer portions remaining on the thick oxide layer are removed, to thereby expose the entire surface of the thick oxide layer. A second photoresist layer is coated on the entire surface of the oxide layer. Then a P-well mask pattern is formed by removing portions of the second photoresist layer, thereby defining a P-well region and forming a thin oxide layer thereon. A P-type impurity diffusion process is performed through expose portions of the thin oxide layer into the silicon substrate, and the remaining portions of the second photoresist layer are removed. Then an N-well region and P-well region are formed in the substrate by diffusing the N-type impurity and P-type impurity into the substrate via a drive-in process, and an oxide layer grown on and beneath the thin oxide layer and thick oxide layer are removed.

REFERENCES:
patent: 4558508 (1985-12-01), Kinney et al.
patent: 4561170 (1985-12-01), Doering et al.
patent: 4584027 (1986-04-01), Metz, Jr. et al.
patent: 4599789 (1986-07-01), Gasner
patent: 4677739 (1987-07-01), Doering et al.
patent: 4696092 (1987-09-01), Doering et al.
patent: 4767721 (1988-08-01), Liao et al.
patent: 4889825 (1989-12-01), Parrillo
patent: 4925806 (1990-05-01), Grosse
patent: 4929565 (1990-05-01), Parrillo
patent: 4931406 (1990-06-01), Tomioka
patent: 4951114 (1990-08-01), Lewis et al.
patent: 5130271 (1992-07-01), Migita
patent: 5132241 (1992-07-01), Su

Affiliated with

Also associated with

Rating

Method for manufacturing a CMOS device having twin wells and an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing a CMOS device having twin wells and an , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a CMOS device having twin wells and an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1904180