Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2011-04-19
2011-04-19
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
07930518
ABSTRACT:
A method for generating a reflection of data in a plurality of processing elements comprises shifting the data along, for example, each row in the array until each processing element in the row has received all the data held by every other processing element in that row. Each processing element stores and outputs final data as a function of its position in the row. A similar reflection along a horizontal line can be achieved by shifting data along columns instead of rows. Also disclosed is a method for reflecting data in a matrix of processing elements about a vertical line comprising shifting data between processing elements arranged in rows. An initial count is set in each processing element according to the expression (2×Col_Index) MOD (array size). In one embodiment, a counter counts down from the initial count in each processing element as a function of the number of shifts that have peen performed. Output is selected as a function of the current count. A similar reflection about a horizontal line can be achieved by shifting data between processing elements arranged in columns and setting the initial count according to the expression (2×Row_Index) MOD (array size). The present invention represents an efficient method for obtaining the reflection of data.
REFERENCES:
patent: 3308436 (1967-03-01), Borck et al.
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4816993 (1989-03-01), Takahashi
patent: 4876534 (1989-10-01), Mead et al.
patent: 4942517 (1990-07-01), Cok
patent: 4992933 (1991-02-01), Taylor
patent: 5081700 (1992-01-01), Crozier
patent: 5111192 (1992-05-01), Kadakia
patent: 5241677 (1993-08-01), Naganuma et al.
patent: 5408676 (1995-04-01), Mori
patent: 5444701 (1995-08-01), Cypher et al.
patent: 5535387 (1996-07-01), Matsuoka et al.
patent: 5546336 (1996-08-01), Pechanek et al.
patent: 5568600 (1996-10-01), Kaba
patent: 5581773 (1996-12-01), Glover
patent: 5630129 (1997-05-01), Wheat
patent: 5644517 (1997-07-01), Ho
patent: 5689719 (1997-11-01), Miura et al.
patent: 5850489 (1998-12-01), Rich
patent: 5892517 (1999-04-01), Rich
patent: 5898881 (1999-04-01), Miura et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6023753 (2000-02-01), Pechanek et al.
patent: 6078945 (2000-06-01), Hinsley
patent: 6185667 (2001-02-01), Abercrombie et al.
patent: 6219776 (2001-04-01), Pechanek et al.
patent: 6279088 (2001-08-01), Elliott et al.
patent: 6292822 (2001-09-01), Hardwick
patent: 6338129 (2002-01-01), Pechanek et al.
patent: 6404439 (2002-06-01), Coulombe et al.
patent: 6421772 (2002-07-01), Maeda et al.
patent: 6430618 (2002-08-01), Karger et al.
patent: 6728862 (2004-04-01), Wilson
patent: 6754801 (2004-06-01), Kirsch
patent: 6877020 (2005-04-01), Bratt et al.
patent: 6968447 (2005-11-01), Apisdorf et al.
patent: 6970196 (2005-11-01), Ishikawa et al.
patent: 2002/0133688 (2002-09-01), Lee et al.
patent: 2003/0026237 (2003-02-01), Mohebbi et al.
patent: 2003/0084081 (2003-05-01), Hanounik
patent: 2004/0054870 (2004-03-01), Kirsch
patent: 0314277 (1989-05-01), None
patent: 0375401 (1990-06-01), None
patent: 60028345 (1985-02-01), None
patent: WO 94/10638 (1994-05-01), None
patent: WO 96/36941 (1996-11-01), None
patent: WO 01/90915 (2001-11-01), None
Kim, Daehyun, et al.; Leveraging Cache Coherence in Active Memory Systems; Proceedings of the 16th ACM Int'l Conference on Supercomputing; pp. 2-13; New York City, USA; Jun. 2002.
Chaudhuri, M., et al.; Cache Coherence Protocol Design for Active Memory Systems; Proceedings of the 2002 Int'l Conference on Parallel and Distributed Processing Techniques and Applications; pp. 83-89; Las Vegas, USA; Jun. 2002.
Hanounik, et al.; Linear-Time Matrix Transpose Algorithms Using Vector Register File With Diagonal Registers; pp. 1-8; 2001.
Choi, et al.; Parallel Matrix Transpose Algorithms on Distributed Memory Concurrent Computers; pp. 1-20; 1993.
Huang, Han-Way; MC68HC12, An Introduction: Software and Hardware Interfacing; Delmar Cengage Learning, 1 edition; pp. 62, 63, 66; Jul. 1, 2002.
Chan Eddie P
Jones Day
Lindlof John
Micro)n Technology, Inc.
LandOfFree
Method for manipulating data in a group of processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manipulating data in a group of processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manipulating data in a group of processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2664792