Fishing – trapping – and vermin destroying
Patent
1990-08-02
1992-10-27
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437110, 437132, 437133, 148DIG42, H01L 2120
Patent
active
051589079
ABSTRACT:
Semiconductor devices having a low density of dislocation defects can be formed of epitaxial layers grown on defective or misfit substrates by making the thickness of the epitaxial layer sufficiently large in comparison to the maximum lateral dimension. With sufficient thickness, threading dislocations arising from the interface will exit the sides of the epitaxial structure and not reach the upper surface. Using this approach, one can fabricate integral gallium arsenide on silicon optoelectronic devices and parallel processing circuits. One can also improve the yield of lasers and photodetectors.
REFERENCES:
patent: 3962716 (1976-06-01), Petroff et al.
patent: 4088515 (1978-05-01), Blakeslee et al.
patent: 4370510 (1983-01-01), Stirn
patent: 4632712 (1986-12-01), Fan et al.
patent: 4769341 (1988-09-01), Luryi
patent: 4826784 (1989-05-01), Salerno et al.
Choi, et al, "Monolithic Integration of GaAs/AlGaAs Double-Heterostructure LED's and Si MOSFET's" IEEE Electron Device Letters, vol. EDL-7, No. 9, Sep. 1986.
Shichijo et al, "Co-Integration of GaAs MESFET and Si CMOS Circuits", IEEE Electron Device Letters, vol. 9, No. 9, Sep. 1988.
Choi et al, "Monolithic Integration of GaAs/AlGaAs LED and Si Driver Circuit", IEEE Electron Device Letters, vol. 9, No. 10, Oct. 1988 (p. 513).
Smith et al, "A New Infrared Detector Using Electron Emission From Multiple Quantum Wells," J. Vac. Sci. Technol. B., vol. 1, No. 2, Apr.-Jun. 1983.
Levine, et al, "New 10 Micron Infrared Detector Using Intersubband absorption in resonant tunneling GaAlAs superlattices," Applied Physics Letters, vol. 50, No. 16, Apr. 20, 1987.
Windhorn et al, "Al GaAs/GaAs Laser Diodes on Si", Applied Physics Letters, vol. 47, p. 1031 (1985).
Ettenburg, "Continuous Low Threshold AlGaAs/GaAs Laser", Applied Physics Letters, vol. 27, p. 652 (1975).
Fitzgerald, E. A., "In Search of Low-Dislocation-Density Hetero-Epitaxial Structures", Journal of Metals, vol. 41, pp. 20-24 (1989).
Fitzgerald, et al, "Nucleation Mechanisms and the Elimination of Misfit Dislocations at Mismatched Interfaces by Reduction in Growth Area", Journal of Appl. Phys., vol. 65, No. 6, Mar. 1989.
Matthews, et al, "Accommodation of Misfit Across the Interface Between Crystals of Semiconducting Elements or Compounds", Journal of Appl. Phys., vol. 41, No. 9, (1970).
C. H. Henry, "Recent Advances in Integrated Optics on Silicon", the Eighth Annual European Fibre Optic Communications and Local Area Networks Conference, Jun. 1990, pp. 11-14.
D. V. Lang, "Defects and Future Semiconductor Devices", Materials Science Forum, vols. 38-41, (1989) pp. 13-24.
J. Narayan et al., "Critical Phenomenon and Segregation Behavior at Interfaces and Subgrain Boundaries", Journal de Physique, vol. 49, No. C-5, pp. 731-767, Oct. 1988.
H. L. Tsai et al, "Generation of Misfit Dislocations in GaAs grown on Si", Applied Physics Letters, vol. 55, No. 3, Jul. 17, 1989, pp. 265-267.
E. A. Fitzgerald, "The Effect of Substrate Growth Area on Misfit and Threading Dislocation . . . " J. Vac. Sci. Tech. B, vol. 7, No. 4, Jul./Aug. 1989, pp. 782-788.
E. A. Fitzgerald et al., "Elimination of Interface Defects in Mismatched Epilayers by a Reduction in Growth Area," Applied Physics Letters, vol. 52, No./8, May 2, 1988, pp. 149-158.
H. K. Choi et al., "Monolithic Integrated Circuits of Si MOSFET's and GaAs MESFET's" IEEE Electron Device Letters, vol. EDL-7, No. 4, Apr. 1986, pp. 241-243.
AT&T Bell Laboratories
Books G. E.
Hearn Brian E.
Holtzman Laura M.
LandOfFree
Method for making semiconductor devices with low dislocation def does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making semiconductor devices with low dislocation def, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making semiconductor devices with low dislocation def will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-905346