Semiconductor device manufacturing: process – Avalanche diode manufacture
Reexamination Certificate
2005-03-22
2005-03-22
Nhu, David (Department: 2818)
Semiconductor device manufacturing: process
Avalanche diode manufacture
C438S979000
Reexamination Certificate
active
06869855
ABSTRACT:
The present invention is a method for introducing a low work function material into a pair of matched electrodes. The method involves fabricating a composite of two electrodes and a low work function material, and treating the composite so that it splits to give a pair of matched electrodes.
REFERENCES:
patent: 3740592 (1973-06-01), Engdahl et al.
patent: 4011582 (1977-03-01), Cline et al.
patent: 4063965 (1977-12-01), Cline et al.
patent: 5336547 (1994-08-01), Kawakita et al.
patent: 5883828 (1999-03-01), Cuchiaro et al.
patent: 5917156 (1999-06-01), Nobori et al.
patent: 5936882 (1999-08-01), Dunn
patent: 6072718 (2000-06-01), Abraham et al.
patent: 6211559 (2001-04-01), Zhu et al.
patent: 6214651 (2001-04-01), Cox
patent: 6225205 (2001-05-01), Kinoshita
patent: 6278631 (2001-08-01), Naji
patent: 6048739 (2002-04-01), Hurst et al.
patent: 6365419 (2002-04-01), Durlam et al.
patent: 6368696 (2002-04-01), Asahi et al.
patent: 6417060 (2002-07-01), Tavkhelidze et al.
patent: 6421271 (2002-07-01), Gogl et al.
patent: 6522573 (2003-02-01), Saito et al.
patent: 6538297 (2003-03-01), Odagawa et al.
patent: 20010035545 (2001-11-01), Schuster-Woldan et al.
patent: 20010046749 (2001-11-01), Tavkhelidze et al.
patent: 20020039308 (2002-04-01), Gogl et al.
patent: 20020170172 (2002-11-01), Tavkhelidze et al.
patent: 2001-217398 (2001-08-01), None
patent: 2001-357666 (2001-12-01), None
patent: 2002-157874 (2002-05-01), None
patent: WO 9913562 (1999-03-01), None
Roy Scheuerlein, et al., “A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell”, ISCC 2000/Session 7/TD: Emerging Memory & Device Technologies/Paper TA 7.2, 2000 IEEE International Solid-State Circuits Conference, Feb. 8, 2000, pp. 126-133.
Peter K. Naji, et al., “A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM”, ISSCC 2001/Session 7/Technology Directions: Advanced Technologies/7.6, Technology Digest, 2001 IEEE International Solid-State Circuits Conference, 11 pgs.
Cox Isaiah Watas
Skhiladze Givi
Tavkhelidze Avto
Tsakadze Leri
Borealis Technical Limited
Nhu David
LandOfFree
Method for making electrode pairs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making electrode pairs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making electrode pairs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3423121