Method for making a semiconductor package and semiconductor...

Details Method for making a semiconductor package and semiconductor... Method for making a semiconductor package and semiconductor...

2006-04-18

2006-04-18

Pham, Hoai (Department: 2891)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Insulative housing or support

C438S126000

Reexamination Certificate

active

07029952

ABSTRACT:
Method of fabricating a semiconductor package and semiconductor package containing an integrated circuit chip having, on one front face, electrical connection regions, in which a first multilayer plate (2) comprising an assembly face (2a) is furnished with an adhesive layer (8) and which has through-holes (9); and a second plate (3) has a recess (13) made in one assembly face (3a) fastened to the assembly face of the first plate via the said adhesive layer; the said chip (4) being placed in the said recess in a position such that its front face is fastened to the assembly face of the first plate via the said adhesive layer and that its electrical connection regions are located facing the through-holes of this first plate, and the bottom of the recess of the said second plate bearing against the rear face of the chip opposite the front face.

REFERENCES:
patent: 5905636 (1999-05-01), Baska et al.

Affiliated with

Also associated with

Rating

Method for making a semiconductor package and semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for making a semiconductor package and semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor package and semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3546125