Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Patent
1996-04-26
1997-08-26
Picardat, Kevin
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
438126, 29832, 29841, H01L 2160
Patent
active
056610890
ABSTRACT:
A semiconductor chip package and method of making same wherein the package comprises a ceramic substrate having two layers of thermally and electrically conductive material (e.g., copper) on opposing surfaces thereof, these layers thermally and electrically coupled by metal material located within holes provided in the ceramic. A semiconductor chip is mounted on one of these layers and the contact sites thereof electrically coupled to spaced circuitry which, in a preferred embodiment, is formed simultaneously with both thermally conductive layers. Coupling of the circuitry to an external substrate (e.g., printed circuit board) is preferably accomplished using metallic spring clips. These clips are preferably soldered in position. A preferred metal for being positioned within the hole(s) is solder, one example being 10:90 tin:lead solder. The package as produced herein may further include two quantities of a protective encapsulant material located substantially on the upper portions thereof to protect the chip and circuitry. The preferred means for coupling the chip to the circuitry is to use a wire bonding operation.
REFERENCES:
patent: 4184133 (1980-01-01), Gehle
patent: 4242157 (1980-12-01), Gehle
patent: 4396936 (1983-08-01), McIver et al.
patent: 4494172 (1985-01-01), Leary et al.
patent: 4498122 (1985-02-01), Rainal
patent: 4535385 (1985-08-01), August et al.
patent: 5113315 (1992-05-01), Capp et al.
patent: 5208188 (1993-05-01), Newman
patent: 5243133 (1993-09-01), Engle et al.
patent: 5401689 (1995-03-01), Frei et al.
patent: 5406120 (1995-04-01), Jones
patent: 5475567 (1995-12-01), Hearn
patent: 5478402 (1995-12-01), Hanoka
IBM Technical Disclosure Bulletin (TDB), vol. 31, No. 8, Jan. 1898, "Thin film Module", W. T. Chen et al., pp. 135-138.
IBM TDB, vol. 33, No. 6B, Nov. 1990, "Electrical Performance Enhancement for Low-End Packaging", C. H. Snyder, pp. 228-232.
Fraley Lawrence R.
International Business Machines - Corporation
Picardat Kevin
LandOfFree
Method for making a semiconductor chip package with enhanced the does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor chip package with enhanced the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor chip package with enhanced the will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1988245