Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2007-05-02
2009-12-08
Arbes, C. J (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S830000, C029S846000, C174S261000
Reexamination Certificate
active
07627947
ABSTRACT:
A method of making a multilayered circuitized substrate in which a continuous process is used to form electrically conductive layers which each will form part of a sub-composite. The sub-composites are then aligned such that openings within the conductive layers are also aligned, the sub-composites are then bonded together, and a plurality of holes are then laser drilled through the entire thickness of the bonded structure. The dielectric layers used in the sub-composites do not include continuous or semi-continuous fibers therein, thus expediting hole formation there-through.
REFERENCES:
patent: 4372800 (1983-02-01), Oizumi et al.
patent: 4557784 (1985-12-01), Uekita et al.
patent: 4659425 (1987-04-01), Eggers et al.
patent: 5153986 (1992-10-01), Brauer et al.
patent: 5744758 (1998-04-01), Takenouchi et al.
patent: 5822856 (1998-10-01), Bhatt et al.
patent: 6015520 (2000-01-01), Appelt et al.
patent: 6073344 (2000-06-01), Japp et al.
patent: 6175087 (2001-01-01), Keesler et al.
patent: 6188027 (2001-02-01), Miller et al.
patent: 6204453 (2001-03-01), Fallon et al.
patent: 6320140 (2001-11-01), Enomoto
patent: 6323439 (2001-11-01), Kambe et al.
patent: 6349871 (2002-02-01), Card, Jr. et al.
patent: 6351393 (2002-02-01), Kresge et al.
patent: 6388204 (2002-05-01), Lauffer et al.
patent: 6479093 (2002-11-01), Lauffer et al.
patent: 6493861 (2002-12-01), Li et al.
patent: 6495239 (2002-12-01), Bhatt et al.
patent: 6500349 (2002-12-01), Andresakis et al.
patent: 6521844 (2003-02-01), Fuerniss et al.
patent: 6570102 (2003-05-01), Miller et al.
patent: 6626196 (2003-09-01), Downes, Jr. et al.
patent: 6628531 (2003-09-01), Dadafshar
patent: 6630630 (2003-10-01), Maezawa et al.
patent: 6630743 (2003-10-01), Magnuson et al.
patent: 6631558 (2003-10-01), Burgess
patent: 6631838 (2003-10-01), Kim et al.
patent: 6638690 (2003-10-01), Meier et al.
patent: 6638858 (2003-10-01), Cheng
patent: 6750405 (2004-06-01), Fallon et al.
Davis Thomas J.
Desai Subahu D.
Lauffer John M.
Markovich Voya R.
McNamara, Jr. James J.
Arbes C. J
Endicott Interconnect Technologies, Inc.
Fraley Lawrence R.
Hinman, Howard & Kattell
Levy Mark
LandOfFree
Method for making a multilayered circuitized substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a multilayered circuitized substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a multilayered circuitized substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077948