Superconductor technology: apparatus – material – process – Processes of producing or treating high temperature... – Semiconductor device or thin film electric solid-state...
Patent
1994-11-30
1997-09-02
Trinh, Michael
Superconductor technology: apparatus, material, process
Processes of producing or treating high temperature...
Semiconductor device or thin film electric solid-state...
505701, 438 2, H01B 1200
Patent
active
056630816
ABSTRACT:
Disclosed is a method for making a high-temperature super-conducting field-effect transistor with a thick super-conducting channel, the method comprising the steps of depositing a template layer on an oxide crystal substrate by using a pulse laser depositing apparatus; forming a YBa.sub.2 Cu.sub.3 O.sub.7-x layer on the template layer; patterning the YBa.sub.2 Cu.sub.3 O.sub.7-x layer to form a patterned YBa.sub.2 Cu.sub.3 O.sub.7-x layer having an opening and expose a surface portion of the template layer; depositing a YBa.sub.2 Cu.sub.3 O.sub.7-x channel layer on the surface portion of the template layer and over the patterned YBa.sub.2 Cu.sub.3 O.sub.7-x layer, the channel layer having a thickness of from 60 to 100 nm; sequentially forming an SrTiO.sub.3 protective layer and an SrTiO.sub.3 insulating layer on the channel layer; dry-etching back portions of the insulating and protective layers using an etching mask so as to expose surface portions of the channel layer; and forming source/drain electrodes on both the surface portions of the channel layer and at the same time forming a gate electrode on the insulating layer in the opening. In the superconducting FET, the channel layer is formed from 60 to 100 nm in thickness between the substrate and the SrTiO.sub.3 layers. Even through the channel layer is affected by the stress-strain up to approximately 25 nm in depth from each surfaces thereof, since total depth of surface regions of the channel layer affected thus is about 50 nm, the channel layer has a super-conducting center region of from 10 to 50 nm in thickness in which a strain is completely eliminated.
REFERENCES:
patent: 4499119 (1985-02-01), Smith
patent: 5240906 (1993-08-01), Bednorz et al.
patent: 5278136 (1994-01-01), Bednorz et al.
patent: 5326746 (1994-07-01), Ohtani et al.
patent: 5464812 (1995-11-01), Inada et al.
patent: 5494891 (1996-02-01), Nakamura et al.
patent: 5509183 (1996-04-01), Nakamura et al.
Suh Jeong-Dae
Sung Gun-Yong
Electronics and Telecommunications Research Institute
Trinh Michael
LandOfFree
Method for making a high-temperature superconducting field-effec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a high-temperature superconducting field-effec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a high-temperature superconducting field-effec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-307605