Method for lithography model calibration

Radiant energy – Calibration or standardization methods

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07488933

ABSTRACT:
A method for separately calibrating an optical model and a resist model of lithography process using information derived from in-situ aerial image measurements to improve the calibration of both the optical model and the resist model components of the lithography simulation model. Aerial images produced by an exposure tool are measured using an image sensor array loaded into the exposure tool. Multiple embodiments of measuring aerial image information and using the measured aerial image information to calibrate the optical model and the resist model are disclosed. The method of the invention creates more accurate and separable optical and resist models, leading to better predictability of the pattern transfer process from mask to wafer, more accurate verification of circuit patterns and how they will actually print in production, and more accurate model-based process control in the wafer fabrication facility.

REFERENCES:
patent: 6115108 (2000-09-01), Capodieci
patent: 6787789 (2004-09-01), Van Der Laan
patent: 6803554 (2004-10-01), Ye et al.
patent: 6806456 (2004-10-01), Ye et al.
patent: 6828542 (2004-12-01), Ye et al.
patent: 6884984 (2005-04-01), Ye et al.
patent: 6969837 (2005-11-01), Ye et al.
patent: 6969864 (2005-11-01), Ye et al.
patent: 7003758 (2006-02-01), Ye et al.
patent: 7053355 (2006-05-01), Ye et al.
patent: 2004/0156030 (2004-08-01), Hansen
patent: 2004/0158808 (2004-08-01), Hansen
patent: 2006/0114437 (2006-06-01), Akhssay et al.
patent: 2006/0273266 (2006-12-01), Preil et al.
H.J. Levinson, “Lithography Process Control,” Solid State Technology, vol. 40, No. 11, pp. 141-149 (Nov. 1997).
L. Mantalas and H.J. Levinson, “Semiconductor Process Control,” Handbook of Critical Dimension Metrology and Process Control, SPIE Critical Review of Optical Science and Technology, vol. CR52, pp. 230-266 (1994).
R. Herschel and C. Mack, “Lumped Parameter Model for Optical Lithography,” Lithography for VLSI, VLSI Electronics—Microstructure Science, Academic Press, pp. 19-55 (1987).
C.A. Mack, “Enhanced Lumped Parameter Model for Photolithography,” Optical/Laser Microlithography VII, Proc. SPIE vol. 2197, pp. 501-510 (1994).
J. Byers et al., “3D Lumped Parameter Model for Lithographic Simulation,” Optical/Laser Microlithography XV, Proc. SPIE vol. 4691, pp. 125-137 (2002).
C.A. Mack, “New Kinetic Model for Resist Dissolution,” Jour. Electrochemical Society, vol. 139, No. 4, pp. L35-L37 (Apr. 1992).
F.H. Dill et al., “Characterization of Positive Photoresist,” IEEE Trans. Electronic Devices, ED-22, No. 7, pp. 445-452 (Jul. 1975).
G. Gallatin, “Resist Blur and Line Edge Roughness,” Optical Microlithography XVIII, Proc. SPIE vol. 5754, pp. 38-52 (2005).
S. Renwick et al., “Size-Dependant Flare and its Effect on Imaging,” Optical Microlithography XVI, Proc. SPIE Vo. 5040, pp. 24-32 (2003).
C. Progler and A. Wong, “Zernike Coefficients: Are They Really Enough?,” Proc. SPIE vol. 4000, pp. 40-52 (2000).
K. Matsumoto, “Analysis of Imaging Performance Degradation,” Optical Microlithography XVI, Proc. SPIE vol. 5040, pp. 131-138 (2003).
B. La Fontaine et al., “Analysis of Flare and its Impact on Low-k1 KrF and ArF Lithography,” Optical Lithography XV, Proc.SPIE vol. 4691, pp. 44-56 (2002).
C. Mack, “Measuring and Modeling Flare in Optical Lithography,” Optical Microlithography XVI, Proc. SPIE, vol. 5040, pp. 151-161 (2003).
S. Renwick, “Flare and its Effects on Imaging,” Optical Microlithography XVII, Proc. SPIE Vo. 5377, pp. 442-450 (2004).
K. Lai et al., “Scattered Light: The Increasing Problem for 193 nm Exposure Tools and Beyond,” Optical Microlithography XIV, Proc. SPIE vol. 4346, pp. 1424-1435 (2001).
K. Adam et al., “Simplified Models for Edge Transitions in Rigorous Mask Modeling,” Optical Microlithogrpahy XIV, Proc. SPIE vol. 4346, pp. 331-334 (2001).
K.D. Lucas et al., “Efficient and Rigorous Three-Dimensional Model for Lithography Simulation,” J. Opt. Soc. Am., vol. 13, p. 2187 (1996).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for lithography model calibration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for lithography model calibration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for lithography model calibration will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4105213

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.