Electrical computers and digital processing systems: processing – Instruction fetching – Prefetching
Patent
1997-06-25
1999-11-30
Lee, Thomas C.
Electrical computers and digital processing systems: processing
Instruction fetching
Prefetching
711137, 711213, G06F 900
Patent
active
059960612
ABSTRACT:
A central processing unit (CPU) of a computer includes a novel prefetch cache configured in parallel with a conventional data cache. If a data cache miss occurs, the requested data is fetched from external memory and loaded into the data cache and into the prefetch cache. Thereafter, if a prefetch cache hit occurs, a prefetch address is derived, and data corresponding to the prefetch address is prefetched into the prefetch cache. This prefetching operation frequently results in the prefetch cache storing data that is requested by subsequently executed instructions in a computer program, thereby eliminating latencies associated with external memory. A software compiler of the computer ensures the validity of data stored in the prefetch cache. The software compiler alerts the prefetch cache that data stored within the prefetch cache is to be rewritten and, in response thereto, the prefetch cache invalidates the data. In this manner, data may be invalidated without requiring use of conventional cache snooping mechanisms, thereby increasing the speed with which data in cache memory may be invalidated. The ability to more quickly invalidate data in cache memory allows data previously considered "non-cachable" to be stored, and remain valid, in cache memory.
REFERENCES:
patent: 5287484 (1994-02-01), Nishii et al.
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5526509 (1996-06-01), Doi et al.
patent: 5606675 (1997-02-01), Sakamura et al.
Watson et al., An Evaluation of Delta, a Decoupled Pre-Fetching Virtual Shared Memory System, Seventh IEEE Symposium on Parallel and Distributed Processing, 1995, Proceedings p. 482-487, Oct. 1995.
Watson et al., Decoupled Pre-Fetching for Distributed Shared Memory, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, p. 252-261 vol. 1, Jan. 1995.
Mounes-Toussi at al., The Potential of Compile-Time Analysis to Adapt the Cache Coherence Enforcement Strategy to Data Sharing Characateristics, IEEE Transactions on Parallel and Distributed Systems vol. 6, Issue 5, p. 470-481, May 1995.
Cheong et al., Compiler-Directed Cache Management in Multiprocessors, Computer Magazine vol. 23, Issue 6, p. 39-47, Jun. 1990.
Cheong et al.--A Cache Coherence Scheme with Fast Selective Invalidation, 15th Annual International Symposium on Computer Architecture, 1988, Conference Proceedings p. 299-307, May 1988.
Chiacchia Denise
Lauterbach Gary
Lopez-Aguado Herbert
Lee Thomas C.
Nguyen Tanh Q.
Sun Microsystems Inc.
LandOfFree
Method for invalidating data identified by software compiler does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for invalidating data identified by software compiler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for invalidating data identified by software compiler will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1687843