Boots – shoes – and leggings
Patent
1994-09-21
1997-03-25
Black, Thomas G.
Boots, shoes, and leggings
395671, 364DIG1, 3642531, G06F 1730, G06F 1200
Patent
active
056153600
ABSTRACT:
The computer system has its parallel and serial implementations, its serial and parallel network and multi-processor configurations, with tight and loose coupling among processors. The computer system has a CAM coupled to the computer system or imbedded therein. CAM requests may be processed serially, or as parallel queries and coupled with PAPS (Parallel Associative Processor System) capabilities (P-CAM). The computer system may be configured as an expert system preferably having combined tuple space (TS) and CAM (content addressable memory) resources, an inference engine and a knowledge base. As an expert system, improvements for production processing are provided which surpass prior ad performance represented by RETE and CLIPS. An inferencing process for production systems is disclosed, and a process for working memory element assertions. The computer system is provided with a language construct which is language independent in the form of a sub-set paradigm having three basic operators and three basic extensions. The basic primitive sub-set paradigm including OUT(); IN() and READ(). Extensions of said basic sub-set are Sample(); SampleList(); and ReadList(). These primitives may be used with LINDA, and with various compilers. EVAL of LINDA is not used but instead the sub-set paradigm is used with CAM for tuple space operations in data base applications. The language construct paradigm is use to envelope and control CAM operations.
REFERENCES:
patent: 5014327 (1991-05-01), Potter et al.
Krishnaswamy et al, "The Architecture of a Linda Co-Processor", IEEE ACM 1988 pp. 240-249 May 30-Jun. 2, 1988.
Ahuia et al "Matching Language and Hardware for Parallel Computation in the Linda Machine", IEEE Transactions on Computers, 1988 pp. 921-929.
Carriero et al, "LINDA: Some Current Work", IEEE 1989, pp. 98-101.
Blair et al, "Content Addressability: An Execercise in the Semantic Matching of Hardware & Software Design", IEEE, 1989, pp. 41-47.
Stormon, C., "The Coherent Processor an Associative Processor Architecture & Applications", IEEE, Jan. 1991, pp. 270-275.
"Coherent Processor Development System" Coherent Research, Inc 1989.
Krishnaswamy et al, "The Architecture of a Linda Co-processor" IEEE ACM 1988 pp. 240-249.
Brownston et al, "Programming Expert Systems in OPS5", 1986 Reading, MA: Addison-Wesley, corrected print, pp. 4-27,228-239.
C. Forgy, "RETE: A Fast Algorithm for the Many Pattern/ . . . " Artificial Intelligence, vol. 19, pp. 17-37, Sep. 1982.
Giarratano et al, "Expert Systems, Principles . . . " Boston: PWS-Kent, 1989, pp. 1-23,31-48,501-502,373-397,424,428.
T. Kohonen, "Content-Addressable Memories" Berlin:Springer-Verlag, 2nd Edition, 1987, pp. 1-10.
S. Ajuga et al, "LINDA and Friends"; IEEE Computer, vol. 19 No. 8, pp. 26-34, Aug. 1986.
Carriero et al., "How to Write Parallel Programs: . . . " ACM Computing Surveys, vol. 21, No. 3, pp. 323-357, Sep. 1989.
"AMD Memory Products" Sunnyvale, CA.: Advanced Micro Devices, 1989.
"Coherent Processor Development Systems" Syracuse, NY: Coherent Research, Inc. 1989.
Bezek John D.
Kogge Peter M.
Black Thomas G.
International Business Machines - Corporation
Loomis John C.
Samodovitz Arthur J.
LandOfFree
Method for interfacing applications with a content addressable m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for interfacing applications with a content addressable m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for interfacing applications with a content addressable m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2212039