Metal fusion bonding – Process – Plural joints
Patent
1994-05-11
1995-12-26
Ramsey, Kenneth J.
Metal fusion bonding
Process
Plural joints
2281115, 228175, 437183, H01L 21607, H01L 2198
Patent
active
054780071
ABSTRACT:
According to the invention, a method and structure for flip chip interconnection of an integrated circuit chip to a substrate is provided. The method and structure of the invention overcome the problems associated with interconnecting the chip to the substrate by wirebonding and are less expensive than prior art flip chip interconnection methods and structures. Conventional integrated circuit chips that have been made using wafer fabrication processes for wirebonding chip-level interconnection are electrically connected to a substrate using a flip chip interconnection. Conventional wirebonding equipment can be used to bump chips for use in the invention. In one embodiment of the invention, an integrated circuit includes a semiconductor die mounted on a substrate such that electrically conductive material formed on each of the bond pads of the semiconductor die extends through a corresponding well formed in a dielectric layer on the substrate to contact electrically conductive material formed in the surface of the substrate on which the dielectric layer is situated. In another embodiment of the invention, the electrically conductive material is a coined ball bond, which can have, for instance, a conical section on top of a base section. The wells can be formed by any of a number of methods such as mechanical drilling, laser drilling, chemical etching or plasma etching.
REFERENCES:
patent: 3373481 (1968-03-01), Lins et al.
patent: 3429040 (1969-02-01), Miller
patent: 3838984 (1974-10-01), Crane et al.
patent: 4074342 (1978-02-01), Honn et al.
patent: 4352120 (1982-09-01), Kurihara et al.
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 4818728 (1989-04-01), Rai et al.
patent: 4825284 (1989-04-01), Soga et al.
patent: 4926241 (1990-05-01), Carey
patent: 4955523 (1990-09-01), Carlomagno et al.
patent: 4967313 (1990-10-01), Berner
patent: 4967950 (1990-11-01), Legg et al.
patent: 4974057 (1990-11-01), Tazima
patent: 5010389 (1991-04-01), Gansauge et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5056216 (1991-10-01), Madou et al.
patent: 5071787 (1991-12-01), Mori et al.
patent: 5086966 (1992-02-01), Melton et al.
patent: 5088007 (1992-02-01), Missele
patent: 5105259 (1992-04-01), McShane et al.
patent: 5111279 (1992-05-01), Pasch et al.
patent: 5116228 (1992-05-01), Kabeshita et al.
patent: 5118370 (1992-06-01), Osawa et al.
patent: 5147084 (1992-09-01), Behun et al.
patent: 5203075 (1975-04-01), Angulas et al.
patent: 5229647 (1993-07-01), Gnadinger
patent: 5249450 (1993-10-01), Wood et al.
patent: 5306664 (1994-04-01), Sakura
"Flip Chip Technology, The Interconnect Method of the 90's," Technology Impact Report, Jun. 1992, Prepared by International Interconnection Intelligence, Montara, Calif. 94037.
"Encapsulated Solder Joint For Chip Mounting," IBM Technical Disclosure Bulletin, vol. 32, No. 10B, Mar. 1990, p. 480.
"Metallurgical System For C4 Joint BLM," IBM Technical Bulletin, vol. 27, No. 9, Feb. 1985, p. 5212.
"Chip-To-Package Interconnections," Nicholas G. Koopman, Microelectronics Packaging Handbook, 1989, pp. 361-391.
Amkor Electronics, Inc.
MacDonald Thomas S.
McKay Philip J.
Ramsey Kenneth J.
LandOfFree
Method for interconnection of integrated circuit chip and substr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for interconnection of integrated circuit chip and substr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for interconnection of integrated circuit chip and substr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1363436