Boots – shoes – and leggings
Patent
1993-08-13
1996-12-03
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364489, G06F 1750
Patent
active
055814751
ABSTRACT:
An interactive electromigration rule-based topography layout adjustment methodology is provided as an adjunct to a computer aided design tool, in particular a design rule check (DRC) mechanism, the engine for which is served by a design rule database for defining topography parameters that conform with a given semiconductor wafer fabrication process. Using a set of customized design rule statements, the DRC program is able to provide circuit designer with the ability to identify and interactively change, as necessary, dimensions of those portions of branches of interconnect (metal, contacts, vias) within the topography of an integrated circuit layout, the customized DRC statements being customized in accordance with circuit operation-derived worst case current conditions as applied to a prescribed set of electromigration-based minimum width rules for interconnect metal, contacts and vias.
REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5202841 (1993-04-01), Tani
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5349542 (1994-09-01), Brasen et al.
patent: 5404310 (1995-04-01), Mitsuhashi
patent: 5410490 (1995-04-01), Yastron
Beitman et al., "Generation of Electromigration Ground Rules Utilizing Monte Carlo Simulation Methods", IEEE Trans. Semicond. Mfg., vol. 4 No 1, Feb. 1991, pp. 63-66.
Dunkley et al., "A Systems Approach to Electromigration Prevention in Bipolar IC's", IEEE 1988 Bipolar Circuits & Technology Meeting, Paper 10.4.
Dutta et al., "Automatic Sizing of Power/Ground (P/G) Networks in VLSI", 26th ACM/IEEE Design Automation Conference, 1989, pp. 783-786.
Fu, "An Analytical Model For Linewidth-Dependent Electromigration Lifetime in VLSI Interconnects", 1990 Symposium on VLSI Technology, pp. 29-30.
Liew et al., "Circuit Reliability Simulator For Interconnect, Via, and Contact Electromigration", IEEE Trans. on Electron Devices, vol. 39, No 11, Nov. 1992, pp. 2472-2479.
Rozenblit et al., "Towards a VLSI Packaging Design Support Environment (PDSE); Concepts and Implentation", 1990 IEEE Internat'l Conf. on Computer Design, pp. 443-448.
IEEE Transactions on Computer-aided Design, Vol cad-6, No. 6 Nov., 1987, (USA), pp. 1023-1031, Hall J etal, "Spider-a CAD System etc".
Garbowski Leigh Marie
Harris Corporation
Teska Kevin J.
Wands Charles E.
LandOfFree
Method for interactively tailoring topography of integrated circ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for interactively tailoring topography of integrated circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for interactively tailoring topography of integrated circ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-790745