Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1992-05-18
1994-06-14
Karlsen, Ernest F.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
371 251, G01R 3128
Patent
active
053213548
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method and system for inspecting the quality of a semiconductor device which has circuits containing MISFETs and functional cells. More particularly, the present invention is concerned with inspecting semiconductor device quality based on measurement of static current in the semiconductor device, and a method for producing a semiconductor device inspected by the method of the present invention.
2. Description of the Related Art
Lately, as semiconductor devices have become highly integrated and have a high degree of functionality, it has become very difficult to carry out tests for determining the quality of the semiconductor devices. For example, while defects on circuits may be relatively easily detected on a printed board in which the circuits are highly integrated since it is possible to carry out a test using endpoints such as individual ICs and resistors, in addition to I/O terminals, to confirm function, the inside of a semiconductor device like an LSI (large scale integration) circuit, which is highly integrated, is wholly a "black box" and the internal operation of an LSI circuit can only be observed through external terminals. However, the function or operation of such circuits still need to be confirmed and it needs to be determined whether they are good or bad, since equipment having a defective LSI circuit will not perform in accordance with its intended design function. Accordingly, it has become an important issue not only for users but also for circuit designers and semiconductor device producers, as to how to accurately inspect a single LSI circuit.
In order to confirm that such a semiconductor device is accurately designed and is produced without defects, the circuit designer creates function test patterns using logical simulations. The function test patterns do not always have a high fault-detection rate, so the designer has to devise various test circuit structures or add test patterns. It is possible to create test patterns that can inspect all combinations of inputs and all internal states to confirm the function of an LSI circuit. However, given a device with n inputs and m internal registers, 2.sup.n+m test patterns are required to inspect the device based on the aforementioned method. Therefore, it requires an enormous number of test patterns even for a device only having 10 inputs and 10 internal registers.
Experience has shown that the cost of creating test patterns having a high fault-detection rate is proportional to from the square to the cube of the number of gates. Furthermore, it is not easy to create test patterns having a high fault-detection rate for a highly functional and large integrated scale type of semiconductor device. To this end, several easy-to-test designs in which testing is taken into consideration during the designing stage have been proposed, and semiconductor devices are being designed based on these easy-to-test designs.
Problems in facilitating the tests are roughly divided into two categories: controllability and observability. Controllability relates to how gates within the circuit can be driven during the inspection process, where it is desirable to be able to turn all of the gates ON/OFF in order to detect an abnormality in the circuit. Observability relates to how to observe the abnormality in the operation of the gates. That is, it means that a fault in the gates cannot be detected as a fault unless it is transmitted to an observation point. In order to accurately carry out inspection of the semiconductor device, test patterns and circuit design that satisfy both controllability and observability are necessary.
One of the methods adopted for highly integrated semiconductor devices among such settings for facilitating testing is a scan-pass method as shown in FIG. 26. This method allows division of circuits structured within a semiconductor device into several combinational circuits C1, C2, and C3 by separating them from normal connections during inspection. Th
REFERENCES:
patent: 4207611 (1980-06-01), Gordon
patent: 4631724 (1986-12-01), Shimizu
patent: 4637020 (1987-01-01), Schinabeck
patent: 4710704 (1987-12-01), Ando
patent: 4820974 (1989-04-01), Katsura et al.
patent: 4985672 (1991-01-01), Hashimoto et al.
patent: 5057774 (1991-10-01), Verhelst et al.
patent: 5097206 (1992-03-01), Perner
patent: 5132615 (1992-07-01), Person
IEEE International Conference On Computer-aided Design, Iccad-88, Nov. 7-10, 1988, California, USA, pp. 340-343; "Built-In Current Testing-Feasibility Study" by Wojciech Maly and Phil Nigh.
Elektronik, vol. 37, No. 12, Jun. 10, 1988, pp. 135-138; "Effizienter ASIC-Prototypentest" by Gordon Judd, p. 137, col. 2, line 22-p. 138, col. 2, l ine 25.
IEEE International Conference On Computer-Aided Design, ICCAD-90, Nov. 11-15, 1990, California, USA, pp. 280-283; "Quietest: A Quiescent Current Testing Methodology for Detecting Leakage Faults" by Weiwei Mao, et al.
IEEE Transactions on Instrumentation and Measurement, vol. 38, No. 3, Jun. 1989, New York, USA, pp. 773-778; "Fault Detection in CMOS Circuits by Consumption Measurement" by Mireille Jacomino, et al.
Iida Katsuya
Kumazawa Fumiaki
Ooshima Yoshimasa
Shimizu Toshio
Karlsen Ernest F.
Seiko Epson Corporation
Tsiang Harold T.
LandOfFree
Method for inspecting semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for inspecting semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for inspecting semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1251905