Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
1998-03-26
2002-01-15
Nguyen, Vinh P. (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
Reexamination Certificate
active
06339337
ABSTRACT:
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention relates to a test method for a bonding pad on a semiconductor device and, more particularly, to a test method for examining the bonding pads by infrared ray.
(b) Description of the Related Art
A plurality of semiconductor chips formed on a silicon wafer are separated from one another, and subjected to die-bonding onto a package for mounting. Thereafter, the bonding pads on the semiconductor chip are connected to external leads. Current connection techniques in the semiconductor device are classified into two categories including a wire bonding technique and a wireless bonding technique.
In the wire bonding technique, the bonding pads on the chip are sequentially connected to the terminals of the external leads by bonding wires having a diameter as small as 20 to 30 &mgr;m. In the wireless bonding technique, all of the bonding pads are connected to terminals on the package by bumps in a single step.
By using the wireless bonding technique, the connection for the bonding pads can be conducted in a single bonding step irrespective of the number of the bonding pads during the mounting process, although the process for the wafer includes complicated steps such as fabrication of bumps. In addition, the semiconductor chip can be packaged in a small size, which is especially suited to a multi-chip module. The wireless bonding technique includes flip-chip bonding, beam-lead bonding, tape carrier bonding, etc.
With the advance of miniaturization technique for LSIs, the thickness of interconnects formed on a chip is generally reduced as well as the thickness of the bonding pads. For example, the thickness of the current bonding pads is as small as 0.6 &mgr;m down from the previous thickness of 1 &mgr;m. The smaller thickness of the bonding pads is likely to involve damages on the bonding pads or the underlying silicon substrate during the bonding step.
In the wire bonding technique, the damage to the bonding pads can be observed during the bonding step from outside the chip due to the arrangement of the bonding pads, which enables the products having damaged bonding pads to be rejected after the bonding step. However, small amounts of damage formed on the boundary between the bonding pads and the bonding wires cannot be observed from outside the chip. The small damage which is not observed during the bonding step may grow to a larger damage which is, which causes connection faults due to thermal stress during mounting of the resultant package onto a circuit board.
In the wireless bonding technique, such as flip-chip bonding technique, the bonding pads cannot be observed during the bonding step due to the arrangement of the bonding pads being covered by the silicon substrate. As a result, the products having damaged bonding pads cannot be rejected after the bonding step.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method for testing a bonding pad on a semiconductor chip in a nondestructive process by detecting the damages on the bonding pads which may cause a connection fault in the resultant semiconductor device.
The present invention provides a method for testing a semiconductor chip having a bonding pad on a main surface of the semiconductor chip, the method comprising the steps of irradiating infrared ray onto a bottom surface of the semiconductor chip, receiving the infrared ray reflected from the bonding pad at a photo-sensor, forming an image of the bonding pad from the infrared ray received by the photo-sensor, judging a defect of the semiconductor device from the image of the bonding pad.
In accordance with the method of the present invention, the damages or defect on the bonding pad or on the interface between the bonding pad and the silicon surface or bump can be observed by the image on the monitor, which enables rejection of the semiconductor device having damaged bonding pad or the interface.
The above and other objects, features and advantages of the present invention will be more apparent from the following description, referring to the accompanying drawings.
REFERENCES:
patent: 4841150 (1989-06-01), Walter
patent: 5406213 (1995-04-01), Henley
patent: 5493236 (1996-02-01), Ishii et al.
patent: 5532607 (1996-07-01), Inuzuka et al.
patent: 5761337 (1998-06-01), Nishimura et al.
patent: 5-235136 (1903-09-01), None
patent: 61-144837 (1986-07-01), None
patent: 62-188233 (1987-08-01), None
patent: 5-152401 (1993-06-01), None
patent: 5-160229 (1993-06-01), None
A D Trigg, “The Infrared Photoemission Microscope as a Tool for Semiconductor Device Failure Analysis”, 1997 IEEE, Proceedings of 6th IPFA, Singapore, pp.21-26.
Kata Keiichiro
Matsuda Shuichi
Sato Masaharu
Sato Ryoji
LandOfFree
Method for inspecting semiconductor chip bonding pads using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for inspecting semiconductor chip bonding pads using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for inspecting semiconductor chip bonding pads using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2868081