Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2000-12-13
2002-06-18
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257S678000
Reexamination Certificate
active
06406936
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to methods for packaging integrated circuits. More specifically, but without limitation thereto, the present invention relates to a method for increasing the number of traces of a ball grid array integrated circuit package.
A typical ball grid array limits the number of I/O traces to a ball grid of four rows. As circuits evolve with increasing complexity, higher ball counts are needed. A problem with the current limitation of four rows is that the standard design parameters of trace width, trace spacing, via diameter, and I/O pad diameter would have to be changed to accommodate a higher number of traces.
SUMMARY OF THE INVENTION
The present invention advantageously addresses the problems above as well as other problems by providing a method for increasing the number of traces for a ball grid array package without changing the standard design parameters.
In one embodiment, the present invention may be characterized as a method of making a ball grid array package that includes the steps of (a) laying out an even I/O pad row and an odd I/O pad row of m I/O pads each for a ball grid array package wherein m is a positive integer, (b) laying out an even via row of m+1 vias directly below each odd I/O pad row, and (c) laying out an odd via row of m−1 vias directly below each even I/O pad row.
In another embodiment, the present invention may be charcterized as a ball grid array package that includes an even I/O pad row and an odd I/O pad row of m I/O pads each wherein m is a positive integer, an even via row of m+1 vias directly below each odd I/O pad row, and an odd via row of m−1 vias directly below each even I/O pad row.
REFERENCES:
patent: 4495377 (1985-01-01), Johnson et al.
patent: 5767575 (1998-06-01), Lan et al.
patent: 5784262 (1998-07-01), Sherman
patent: 6051890 (2000-04-01), Mozdzen
patent: 6198635 (2001-03-01), Shenoy et al.
patent: 6310398 (2001-10-01), Katz
Fitch Even Tabin & Flannery
Huynh Andy
LSI Logic Corporation
LandOfFree
Method for increasing trace rows of a ball grid array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for increasing trace rows of a ball grid array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for increasing trace rows of a ball grid array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2908183