Method for increasing power supply bypassing while decreasing ch

Details Method for increasing power supply bypassing while decreasing ch Method for increasing power supply bypassing while decreasing ch

1998-12-01

2000-09-12

Hardy, David

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

257532, H01L 27118

Patent

active

061181692

ABSTRACT:
A method for increasing the layer density uniformity across a conductive layer, which comprises a plurality of functional blocks, of an integrated circuit is presented. Increased uniformity is achieved by tiling a plurality of capacitors in between the functional blocks. The configuration of the capacitor array and number of the capacitor cells in the array is arranged so as to provide approximate uniformity in the conductor-to-non-conductor density across the entire conductive layer. The capacitor array may be used to reduce power supply switching noise by coupling one or more of the capacitor cells making up the capacitor array between a high power rail and a low power rail.

REFERENCES:
patent: 5523611 (1996-06-01), Mischel et al.

Affiliated with

Also associated with

Rating

Method for increasing power supply bypassing while decreasing ch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for increasing power supply bypassing while decreasing ch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for increasing power supply bypassing while decreasing ch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-98533