Method for improving wirability of master-image DCVS chips

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364490, 364300, G06F 1560

Patent

active

047424710

ABSTRACT:
A method for increasing the wirability of complementary metal oxide semiconductor (CMOS) differential cascode voltage switch (DCVS) logic circuits which comprises designing the circuitry to permit as many of the internal tree connections as possible to be wired using diffusion techniques. The method utilizes differential pair and load microblocks which have been designed so as to allow mirroring on a vertical center line. Utilizing the availability of mirroring for individual pairs plus relocation of individual pairs in the logic tree the crossings may be largely eliminated in a shortened period. It utilizes a step by step row and column analysis of the initial or starting tree design resulting from the basic Boolean logic to be performed by the particular circuit and makes required load mirroring and differential pair relocation decisions in an iterative process. The transistor pairs and load devices may be mirrored about a vertical center line. That is, they have an alternate configuration or layout in which left and right are reversed. The effect of mirroring is to reverse the points of connection for the true and complement inputs to the load, and to reverse the true and complement output locations of the pairs, WITHOUT switching the horizontal wiring tracks occupied by the inputs to the pairs, or outputs from the loads.

REFERENCES:
patent: 4593363 (1986-06-01), Burnstein et al.
patent: 4607339 (1986-08-01), Davis
patent: 4608649 (1986-08-01), Daud et al.
patent: 4613941 (1986-09-01), Smith et al.
patent: 4615010 (1986-09-01), Davis et al.
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4636965 (1987-01-01), Smith et al.
Hague and Montoye, "Two-Dimensional Layout of CVS Single-Ended Trees in Masterslice and Means for Realizing a Compact Master Image Layout Using Two-Dimensional Diffusion Wiring," IBM Technical Disclosure Bulletin, vol. 27, No. 7A, Dec. 1984, pp. 3775-3781.
Hague and Yoffa, "Method for Improving Cascode Switch Design", IBM Technical Disclosure Bulletin, vol. 27, No. 3, Aug. 1984, pp. 1572-1578.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for improving wirability of master-image DCVS chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for improving wirability of master-image DCVS chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving wirability of master-image DCVS chips will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1510645

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.