Patent
1996-10-02
1999-03-09
An, Meng-Ai T.
395742, G06F 946, G06F 1314
Patent
active
058812962
ABSTRACT:
A method and apparatus for reducing the number of interrupts issued by a first device to a second device in a computer system. A delay interval is specified to the first device, the delay interval indicating an amount of time for the first device to wait after receiving data from the second device before issuing an interrupt to the second device. The first device issues the interrupt immediately after receiving the data from the second device when the specified delay is zero. When the delay is non-zero, the first device is scheduled to interrupt the second device after the delay interval expires. If a second unit of data is received from the second device before the delay interval expires, the scheduled interrupt is canceled. Otherwise, the interrupt is issued immediately after the delay interval expires.
REFERENCES:
patent: 5404536 (1995-04-01), Ramakrishman et al.
patent: 5440690 (1995-08-01), Rege et al.
patent: 5522039 (1996-05-01), Snyder et al.
patent: 5530874 (1996-06-01), Emery et al.
patent: 5533203 (1996-07-01), Fischer et al.
patent: 5613129 (1997-03-01), Walsh
patent: 5659758 (1997-08-01), Gentry et al.
patent: 5675807 (1997-10-01), Iswandhi et al.
patent: 5708814 (1998-01-01), Short et al.
patent: 5708817 (1998-01-01), Ng et al.
Martin Philip
Williams Steven D.
An Meng-Ai T.
Intel Corporation
Phan Raymond N
LandOfFree
Method for improved interrupt processing in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improved interrupt processing in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improved interrupt processing in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331421