Patent
1997-10-07
1999-05-04
Donaghue, Larry D.
3958004, 395739, G06F 946
Patent
active
059013095
ABSTRACT:
A method and apparatus for processing interrupts received by a processor during the processing of an instruction set by a processing pipeline is disclosed. Initially, an interrupt associated with an interrupt service routine is received during processing of the instruction set. In response to receipt of the interrupt, an interrupt instruction register is accessed containing at least one interrupt instruction associated with the interrupt service routine. The at least one interrupt instruction is inserted directly into the processing pipeline of the processor. The inserted instruction is then executed and control returns back to processing of the original instruction set after execution of at least one interrupt instruction.
REFERENCES:
patent: 4709324 (1987-11-01), Klocker
patent: 4998197 (1991-03-01), Kurakazu et al.
patent: 5115506 (1992-05-01), Cohen et al.
patent: 5117498 (1992-05-01), Miller et al.
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5463778 (1995-10-01), Johnson
patent: 5694606 (1997-12-01), Fletcher et al.
patent: 5701493 (1997-12-01), Jaggar
Kloker, K.L., "The Motorola DSP56000 Digital Signal Processor",IEEE Micro, vol. 6, No. 6, Dec. 1, 1986.
H.ang.kansson Stefan
Hammer Claes
Donaghue Larry D.
Telefonaktiebolaget LM Ericsson (publ)
LandOfFree
Method for improved interrupt handling within a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improved interrupt handling within a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improved interrupt handling within a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1876889