Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1997-05-06
2000-03-28
Lam, Tuant T.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327212, 326 95, 326 98, H03K 19096
Patent
active
060436964
ABSTRACT:
A method of implementing a single phase edge-triggered dual-rail dynamic flip-flop circuit for use with dynamic logic gates includes receiving a data-input signal and a clock signal. During the precharge phase, an input stage provides an output signal that is the complement of the data input signal. When the data input signal is provided by a dynamic logic gate, the input stage output signal is precharged to a logic high level. During the evaluation phase, an output signal that either remains at a logic high level or else transitions from high-to-low is generated by the input stage. The output signal and the clock signal are received by the precharge stage from the input stage. During the precharge phase, a logic high level output signal is generated the precharge stage independently of the signal received from the input stage. However, the logic high level signal from the input stage turns on hard an n-channel transistor in the precharge stage, which minimizes the delay through the precharge stage during the evaluation phase. During the evaluation phase, the precharge stage outputs the complement of the output signal received from the input stage. The buffer is coupled to receive the output signal from the precharge stage. During both the precharge and evaluation phases, the buffer outputs the complement of the output signal received from the precharge stage.
REFERENCES:
patent: 5208489 (1993-05-01), Houston
patent: 5440243 (1995-08-01), Lyon
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5461331 (1995-10-01), Schorn
patent: 5461649 (1995-10-01), Bailey et al.
patent: 5497114 (1996-03-01), Shimozono et al.
Jiren Yuan and Christer Svensson, "New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings,"IEEE Journal of Solid-State Circuits, vol. 31 (No. 1), (Jan. 21, 1997).
Neela Bhakta Gaddis et al., "A 56-Entry Instruction Reorder Buffer," Digest of Technical Papers, IEE International Solid-State Circuits Conference, (Feb. 9, 1996).
Hamid Partovi, et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements," Digital Clocks and Latches, IEEE/ ISSCC Slide Supplement, (Aug. 21, 1996).
Author unknown; "Cascading Dynamic Gates"; CMOS Dynamic Gates; pp. 216-217
Yuan Ji-Ren, et al., "A True Single-Phase-Clock Dynamic CMOS Circuit Technique," IEEE Journal of Solid-State Circuits, IEEE, vol. 22 (No. 5), pp. 899-900, (Oct. 21, 1987).
Yuan et al., "High Speed CMOS Circuit Technique", IEEE Journal of Solid State Circuits, vol.24, No. 1, pp. 62-69, Feb. 1989.
Amir Chaim NMI
Klass Edgardo F.
LandOfFree
Method for implementing a single phase edge-triggered dual-rail does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for implementing a single phase edge-triggered dual-rail , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for implementing a single phase edge-triggered dual-rail will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1329273