Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2002-04-25
2003-09-16
Young, Brian (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S153000, C341S144000
Reexamination Certificate
active
06621439
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
This invention relates to digital/analog converters. In particular, the present invention relates to the design of a segmented current-mode digital/analog (D/A) converter having high dynamic linearity.
SUMMARY OF THE INVENTION
According to one embodiment of the present invention, a method for providing a segmented D/A converter includes equalizing a time constant in the MSB segment of the D/A converter and a time constant in the LSB segment. In one embodiment, the equalizing procedure includes adding additional capacitance at a switching terminal. The present invention is suitable for implementation in MOS, bipolar, and other technologies.
In one embodiment of the present invention implemented in an MOS technology, the additional capacitance is provided as capacitance at a drain terminal of a cascode transistor in the MSB segment of the D/A converter and coupled to a fixed potential line, such as a bias voltage. In another embodiment of the present invention, transconductances of switching devices are equalized.
Alternatively, in another embodiment of the present invention, the segmented D/A converter is implemented in a bipolar technology. In that embodiment, the additional capacitance is provided as capacitance at a collector terminal of a cascode transistor in the MSB segment of the D/A converter and coupled to a fixed potential line, such as a bias voltage. In another embodiment of the present invention, transconductances of switching devices are equalized. The method of the present invention finds the smaller one of the time constant in the MSB segment and the time constant of the LSB segment.
A method of the present invention may also equalize a skew time in the MSB segment and a skew time in the LSB segment, or take into consideration necessary correction to secondary sources of parasitic capacitance.
REFERENCES:
patent: 5057838 (1991-10-01), Tsuji et al.
patent: 5254994 (1993-10-01), Takakura et al.
patent: 5332997 (1994-07-01), Dingwall et al.
patent: 5691579 (1997-11-01), Takiguchi
patent: 5692512 (1997-12-01), Flachslaender
Engim, Inc.
Kwok Edward C.
MacPherson Kwok Chen & Heid, LLP.
Nguyen John B
Young Brian
LandOfFree
Method for implementing a segmented current-mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for implementing a segmented current-mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for implementing a segmented current-mode... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3056814