Method for implementing a learning function

Details Method for implementing a learning function Method for implementing a learning function

1998-06-01

1999-06-22

Nelms, David

Static information storage and retrieval

Floating gate

Multiple values

36518518, 36518528, G11C 1604

Patent

active

059148942

ABSTRACT:
A three-terminal silicon MOS transistor with a time-varying transfer function is provided which may operate both as a single transistor analog learning device and as a single transistor non-volatile analog memory. The time-varying transfer function is achieved by adding or removing electrons from the fully insulated floating gate of an N-type MOS floating gate transistor. The transistor has a control gate capacitively coupled to the floating gate; it is from the perspective of this control gate that the transfer function of the transistor is modified. Electrons are removed from the floating gate via Fowler-Nordheim tunneling. Electrons are added to the floating gate via hot-electron injection.

REFERENCES:
patent: 4622656 (1986-11-01), Kamiya et al.
patent: 4653928 (1987-03-01), Anderson et al.
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5068622 (1991-11-01), Mead et al.
patent: 5146106 (1992-09-01), Anderson et al.
patent: 5160899 (1992-11-01), Anderson et al.
patent: 5166562 (1992-11-01), Allen et al.
patent: 5331215 (1994-07-01), Allen et al.
patent: 5336936 (1994-08-01), Allen et al.
patent: 5345418 (1994-09-01), Challa
patent: 5463348 (1995-10-01), Sarpeshkar et al.
patent: 5541878 (1996-07-01), LeMoncheck et al.
patent: 5627392 (1997-05-01), Diorio et al.
patent: 5687118 (1997-11-01), Chang
patent: 5734288 (1998-03-01), Dolazza et al.
patent: 5825063 (1998-10-01), Diorio et al.
Diorio, et al, "A High-Resolution Non-Volatile Analog Memory Cell", 1995 IEEE, pp. 2233-2235.
Gray, et al., "Analysis and Design of Integrated Circuits", Second Edition, pp. 67-71.
Hasler, et al., "An Autozeroing Amplifier Using PFET Hot-Electron Injection", 1996 IEEE.
Hasler, et al., "An Autozeroing Floating-Gate Amplifier", IEEE Journal of Solid State Circuits, Draft Copy, pp. 1-15.
Hasler, et al., "Single Transistor Learning Synapses", pp. 818-824.
Hasler, et al., "Single Transistor Learning Synapase with Long Term Storage", 1995 IEEE, pp. 1660-1663.
Hochet, et al., "Implementation of a Learning Kohonen Neuron Based on a New Multilevel Storage Technique", IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 262-267.
Hollis, et al., "A Neural Network Learning Algorithm Tailored for VLSI Implementation", IEEE Transactions on Neural Networks, vol. 5, No. 5, Sep. 1994, pp. 784-791.
Hu, et al., "Hot-Electron-Induced MOSFET Degradation-Model, Monitor, and Improvement", IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 375-385.
Ismail, et al., "Analog VLSI Signal and Information Processing", pp. 359-413.
Johnson, Colin R., "Neural Team Bares Silicon Brain", Electronic Engineering Times, Jul. 3, 1995, p. 1.
Johnson, Colin R., "Mead Envisions New Design Era", Electronic Engineering Times, Jul. 17, 1995, pp. 1, 37, 38.
Lazzaro, et al., Winner-Take-All Networks of O(N) Complexity, 1989, pp. 703-711.
Lazzaro, et al., "Systems Technologies for Silicon Auditory Models", IEEE 1994, pp. 7-15.
Leblebici, et al., "Hot-Carrier Reliability of MOS VLSI Circuits", pp. 46-49.
Minch, et al., "A vMOS Soft-Maximum Current Mirror", 1995 IEEE, pp. 2249-2252.
Masuoka, et al., "Reviews and Prospects of Non-Volatile Semiconductor Memories", IEICE Transactions, vol. E 74, No. 4, Apr. 1991, pp. 868-874.
Mead, et al., "Introduction to VLSI Systems", Addison-Wesley Publishing Company, Oct. 1980, pp. 1-5.
Mead, Carver, "Analog VLSI and Neural Systems", Addison-Wesley Publishing Company, Reading, MA, 1989, pp. 163-173.
Minch, et al., "Translinear Circuits Using Subthreshold Floating-Gate MOS Transistors", Analog Integrated Circuits and Signal Processing, 9, 167?? (1996), .COPYRGT.1996 Kluwer Academic Publishers, Boston, Manufactured in The Netherlands, pp. 167-179.
Sanchez, et al., "Review of Carrier Injection in the Silicon/Silicon-Dioxide System", IEE Proceedings-G, vol. 138, No. 3, Jun. 1991, pp. 377-389.
Sarpeshkar, et al., "White Noise in MOS Transistors and Resistors", 1993 IEEE, Nov. 1993; pp. 23-29.
Sarpeshkar, et al., "A Low-Power Wide-Linear-Range Transconductance Amplifier", Analog Integrated Circuits and Signal Processing, .COPYRGT.19?? Kluwer Academic Publishers, Boston, Manufactured in The Netherlands, pp. 1-28.
Tsividis, et al., "Continuous-Time MOSFET-C Filters in VLSI", IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 2, Feb. 1986, pp. 125-140.
Tsividis, et al., "Design of MOS VLSI Circuits for Telecommunications", pp. 144-171.

Affiliated with

Also associated with

Rating

Method for implementing a learning function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for implementing a learning function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for implementing a learning function will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1712522