Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
2005-12-27
2005-12-27
Jones, Hugh (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C711S203000, C711S206000
Reexamination Certificate
active
06980946
ABSTRACT:
A method for processing software instructions in an emulated computing environment is provided in which instruction blocks from the application programs of a guest computer system are parsed to determine whether the instruction blocks include instructions executable at user level or supervisor level. Those instruction blocks that are executable at user level are passed directly to the processor of the host computer system, and those instruction blocks that are executable at supervisor level, are translated before being passed to the processor for execution. In the case of instruction blocks that include instruction blocks executable at supervisor level, prior to translation, a cache is queried to determine whether a translation for the instruction block is in the case. If a translation is in the cache, the translated version in the cache is provided to the processor for execution. If a translation is not in the cache, translation occurs, and the translated instruction block is saved to the cache.
REFERENCES:
patent: 4779188 (1988-10-01), Gum et al.
patent: 4875186 (1989-10-01), Blume, Jr.
patent: 5278973 (1994-01-01), O'Brien et al.
patent: 5301277 (1994-04-01), Kanai
patent: 5367628 (1994-11-01), Ote et al.
patent: 5406644 (1995-04-01), MacGregor
patent: 5448264 (1995-09-01), Pinedo et al.
patent: 5452456 (1995-09-01), Mourey et al.
patent: 5502809 (1996-03-01), Takano
patent: 5640562 (1997-06-01), Wold et al.
patent: 5666521 (1997-09-01), Marisetty
patent: 5742797 (1998-04-01), Celi, Jr. et al.
patent: 5752275 (1998-05-01), Hammond
patent: 5757386 (1998-05-01), Celi, Jr. et al.
patent: 5790825 (1998-08-01), Traut
patent: 5812823 (1998-09-01), Kahle et al.
patent: 5815686 (1998-09-01), Earl et al.
patent: 5831607 (1998-11-01), Brooks
patent: 5860147 (1999-01-01), Gochman et al.
patent: 5940872 (1999-08-01), Hammond et al.
patent: 6014170 (2000-01-01), Pont et al.
patent: 6026476 (2000-02-01), Rosen
patent: 6067618 (2000-05-01), Weber
patent: 6651132 (2003-11-01), Traut
patent: 0 524 773 (1992-07-01), None
patent: 0 645 701 (1994-09-01), None
patent: WO 98/57262 (1998-12-01), None
“Processor Instruction Sets,” The PC Guide, version date Dec. 18, 2000, http://www.pcguide.com/ref/cpu/arch/int/inst-c.html.
“M68060 User's Manual,” Motorola, 1994, pp. i-xviii; Section 4, Memory Management Unit, pp. 4-1 to 4-30, http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/68K-COLDFIRE/M680X0/MC68060UM.pdf.
“MPC750, RISC Microprocessor User's Manual,” Motorola, Aug. 1997, Contents, pp. iii-xvi; Chapter 5, Memory Management, pp. 5-1 to 5-34; Glossary, pp. Glossary-1 to Glossary-13, http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/POWERPC/MPC7XX/MPC750UM.pdf.
PCT International Search Report in International Applicatio No. PCT/US 01/22277, International filing date Jul. 16, 2001, mail date Feb. 7, 2002.
PCT International Search Report in International Application No. PCT/US 01/22276, International filing date Jul. 16, 2001, mail date Jul. 3, 2002.
Traut E, “Building the Virtual PC,”Byte, McGraw-Hill Inc., vol. 22, No. 11, pp. 51-52, Nov. 1, 1997.
“Intel386 DX Microprocessor,”Intel, pp. 32-58, Dec. 31, 1995.
“MacIntosh and Technology: Changing Chips in the Middle of the Stream, or Apple Takes a Risc,” URL:www.btech.co/changingchips.html, paragraphs '0006l -'0007l , retrieved Dec. 10, 2001.
“M68040 User's Manual, ” Motorola, Inc., Chapter 3, copyright 1990, revised 1992, 1993.
Osisek DL et al., “ESA/390 Interpretive-Execution Architecture, Foundation for VM/ESA,”IBM Systems Journal, vol. 30, No. 1, pp. 34-51, 1991.
Shang Rong Tsai et al., On the Architectural Support for Logical Machine Systems,Microprocessing and Microprogramming, vol. 22, No. 2, pp. 81-96, Feb. 1988.
U.S. Appl. No. 09/617,709, “System and Method for Emulating the Operation of a Translation Look-Aside Buffer”, Traut, filed Jul. 17, 2000.
U.S. Appl. No. 09/617,669, “System and Method for Displaying Current Images of Virtual Machine Environments”, Traut, et al., filed Jul. 17, 2000.
U.S. Appl. No. 09/617,624, “System and Method for Emulating the Operation of a Video Graphics Adapter”, Carroll, et al., filed Jul. 17, 2000.
U.S. Appl. No. 09/747,492, “System and Method for the Logical Substitution of Processor Control in an Emulated Computing Environment”, Traut, filed Dec. 21, 2000.
Giles Aaron
Traut Eric P.
Jones Hugh
Microsoft Corporation
Woodcock & Washburn LLP
LandOfFree
Method for hybrid processing of software instructions of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for hybrid processing of software instructions of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for hybrid processing of software instructions of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497767