Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2000-02-28
2003-07-08
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S492000, C257S693000, C257S690000, C257S668000, C257S774000, C257S491000, C257S700000, C257S701000, C438S123000, C438S612000, C438S106000, C438S124000, C438S613000, C438S614000, C174S265000, C228S124500
Reexamination Certificate
active
06590283
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to methods for connecting semiconductor devices onto substrates and, in particular, to a method particularly useful for connecting devices requiring hermetic sealing.
BACKGROUND OF THE INVENTION
In the fabrication of practical electronic circuits, semiconductor devices are connected to leads on a substrate such as an insulating ceramic. Such connections need to be made with minimal electrical impedance, minimal thermal impedance, and with hermetic sealing of the interconnect region. Resistive and inductive impedance limit speed. Thermal impedance limits power, and moisture limits operating life.
High performance devices such as avalanche and PIN photodiodes are typically sealed within metal or ceramic packages in a controllable gaseous ambient. In a typical arrangement, a planar avalanche photodiode (APD) is mounted within a ceramic package over an opening to provide back-illumination of the diode. The ceramic package is then sealed in an inert gas ambient by a metal lid. This process is quite expensive.
Accordingly there is a need for an improved method of mounting and interconnecting semiconductor devices.
SUMMARY OF THE INVENTION
In accordance with the invention, a semiconductor device having an electrical input/output contact surface is hermetically sealed and provided with connections via a submount such as a two-level ceramic substrate. The device is provided with a contact surface having a sealable peripheral contact and one or more interior contacts. The submount is provided with a sealable peripheral contact corresponding to the device peripheral contact and one or more feed-through contacts corresponding to the device interior contacts. The sealable peripheral contacts surround the interior contacts to provide heremetic sealing.
REFERENCES:
patent: 4639631 (1987-01-01), Chason et al.
patent: 4825284 (1989-04-01), Soga et al.
patent: 4984358 (1991-01-01), Nelson
patent: 5234149 (1993-08-01), Katz et al.
patent: 5249733 (1993-10-01), Brady et al.
patent: 5375042 (1994-12-01), Arima et al.
patent: 5448014 (1995-09-01), Kong et al.
patent: 5454161 (1995-10-01), Beilin et al.
patent: 5569958 (1996-10-01), Bloom
patent: 5747363 (1998-05-01), Wei et al.
patent: 5750926 (1998-05-01), Schulman et al.
patent: 5763059 (1998-06-01), Yamaguchi et al..
patent: 5764485 (1998-06-01), Lebaschi
patent: 5770473 (1998-06-01), Hall et al.
patent: 5866442 (1999-02-01), Brand
patent: 5870289 (1999-02-01), Tokuda et al.
patent: 5898218 (1999-04-01), Hirose et al.
patent: 5937321 (1999-08-01), Beck et al.
patent: 5994763 (1999-11-01), Ohmuro
patent: 6118177 (2000-09-01), Lischner et al.
patent: 6126428 (2000-10-01), Mitchell et al.
patent: 6146917 (2000-11-01), Zhang et al.
patent: 6228675 (2001-05-01), Ruby et al.
patent: 6265673 (2001-07-01), Higashida et al.
patent: 2001/0021570 (2001-09-01), Lin et al.
patent: 59-30470 (1984-02-01), None
Agere Systems Inc.
Lowenstein Sandler PLC
Williams Alexander O.
LandOfFree
Method for hermetic leadless device interconnect using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for hermetic leadless device interconnect using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for hermetic leadless device interconnect using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3059032