Boots – shoes – and leggings
Patent
1992-03-27
1994-07-19
Black, Thomas G.
Boots, shoes, and leggings
364580, 371 221, 371 27, G01R 3128
Patent
active
053315707
ABSTRACT:
A method is presented for generating test access procedures for digital circuits embedded within larger circuits. The method of the present invention utilizes logical implication techniques to restrict the set of initial possible signal combinations at the inputs of the circuit. The implications allow values to be calculated from input assignments already made. The implication step also allows the exclusion of other values as a result of other assignments already made. In addition, the method of the present invention includes the performance of a netlist transformation technique to model sequential circuits with iterative arrays for purposes of developing proper input signals and calculating expected output values in accordance with standard test synchronizing procedures.
REFERENCES:
patent: 4625310 (1986-11-01), Mercer
patent: 4754215 (1988-06-01), Kawai
patent: 4802133 (1989-01-01), Kanuma et al.
patent: 4853928 (1989-08-01), Williams
patent: 4862399 (1989-08-01), Smith et al.
patent: 5051938 (1991-09-01), Hyduke
patent: 5197070 (1993-03-01), Maeno
patent: 5245543 (1993-09-01), Smayling et al.
"Test Schedules for VLSI Circuits Having Built-In Test hardware" Authors: M. Abadir and M. Breuer, IEEE Transactions on Computers, vol. C-35, No. 4, Apr. 1986, p. 361.
"Test Generation for Data-Path Logic: The F-Path Method" Author: S. Freeman, IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, p. 421.
"ASIC CAD System Based On Hierarchical Design-For-Testability" Authors: M. Emori, T. Aikyo, Y. Machida and J. Shikatani, 1990 International Test conference, Paper 20.2, 1990 IEEE, p. 404.
"Direct Access 351e5 st Scheme-Design of Block and Core Cells for Embedded ASICS", Authors: V. Immaneni and S. Raman, 1990 International Test Conference, paper 23.3 1990 IEEE, p. 488.
"Cell-Based Test Design method", Authors: K. Sakashita, T. Hashizume, T. Ohya, I. Takimoto and S. Kato, 1989 International Test Conference, Paper 39.3, 1989 IEEE, p. 909.
"Testable Design and Support Tool for Cell Based Test", Authors: T. Ogihara, Y. Koseko, G. Yonemori and H. Kawai, 1990 International Test Conference, paper 46.2, 1990 IEEE, p. 1065.
"Automated Test Pattern Generation for the Cathedral-II/2nd Architectural Synthesis Environment", Authors: J. van Sas, F. Catthoor, P. Vandeput, F. Rossaert and H. De Man, 1991 IEEE, p. 208.
"Hierarchical Test Generation Using Precomputed Tests for Modules" Authors: B. Murray and J. Hayes, 1988 International Test Conference, Paper 14.2, 1988 IEEE, p. 221.
"Multiple Path Sensitization for Hierarchical Circuit Testing", Authors: C-C Su, C. Kime, 1990 Inernational Test Conference, Paper 6.2, p. 152, 1990 IEEE.
"Hierarchical Test Assembly for Macro Based VLSI Design", Authors: J. Leenstra and L. Spaanenburg, 1990 International Test Conference, paper 25.2, p. 520, 1990 IEEE.
"Symbolic Test Generation for Hierarchically Modeled Digital Systems", Authors: P. Anirudhan, P. Menon, 1989 International Test Conference, Paper 21.1, p. 461, 1989 IEEE.
"A Knowledge Based System For Designing Testable VLSI Chips", Authors: M. Abadir and M. Breuer, University of Sourthern California, Los Angeles, Calif., May 13, 1985.
Black Thomas G.
Mitsubishi Electric Research Laboratories Inc.
Wieland Susan
LandOfFree
Method for generating test access procedures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating test access procedures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating test access procedures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-525351