Boots – shoes – and leggings
Patent
1994-06-30
1996-03-12
Teska, Kevin J.
Boots, shoes, and leggings
364490, 364578, G06F 1560
Patent
active
054991927
ABSTRACT:
A set of module generators produce optimized implementations of particular circuit logic arithmetic functions for Field Programmable Gate Arrays (FPGAs) or other digital circuits. The module generators allow a circuit designer to spend more time actually designing and less time determining device-specific implementation details. The module generators accept a high level block diagram schematic of the circuit and automatically perform the detailed circuit design, including propagation of data types (precision and type) through the circuit, and low level circuit design optimization using a library of arithmetic and logic functions. The module generators are particularly useful for designs using field programmable gate arrays because of their unique architectures and ability to implement complex functions.
REFERENCES:
patent: 4150331 (1979-04-01), Lacher
patent: 4488354 (1984-12-01), Chan et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4694411 (1987-09-01), Burrows
patent: 4725970 (1988-02-01), Burrows et al.
patent: 4739505 (1988-04-01), Leslie
patent: 4816999 (1989-03-01), Berman et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4872126 (1989-10-01), Premerlani et al.
patent: 4942536 (1990-07-01), Watanabe et al.
patent: 4964056 (1990-10-01), Bekki et al.
patent: 4989256 (1991-01-01), Buckley
patent: 5031111 (1991-07-01), Chao et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5084824 (1992-01-01), Lam et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5210701 (1993-05-01), Hana et al.
patent: 5267175 (1993-11-01), Hooper
patent: 5272651 (1993-12-01), Bush et al.
patent: 5297066 (1994-03-01), Mayes
Computer Dictionary, Microsoft Press, Redmond, Washington, 1994 pp. 164, 182.
Dutt, "Generic Component Library Characterization For High Level Synthesis", Proceedings 4th CSI/IEEE, International Symposium on VLSI Design, IEEE Compt. Soc. Press, Jan. 4-8, 1991, pp. 5-10.
Kelem Steven H.
Knapp Steven K.
Seidel Jorge P.
Harms Jeanette S.
Teska Kevin J.
Walder, Jr. Stephen J.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method for generating logic modules from a high level block diag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating logic modules from a high level block diag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating logic modules from a high level block diag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2105319