Method for generating format-independent electronic circuit repr

Details Method for generating format-independent electronic circuit repr Method for generating format-independent electronic circuit repr

1997-05-23

1999-11-30

Teska, Kevin J.

39550019, G06F 1750

Patent

active

059957301

ABSTRACT:
Format-independent electronic circuit descriptions are generated by providing incompatible sets of naming conventions, providing translation rules for generating circuit element names which satisfy all supported naming conventions, and modifying element names in accordance with the translation rules. Supported circuit descriptions may represent netlists defined by high-level design languages such as Verilog, EDIF, VHDL, and so forth, or may represent schematics or other symbolic representations. Any element associated with any input circuit representation may be tested or modified to ensure compatibility, such as the naming of logic cell types and instances, the naming of nets interconnecting logic cells, and the naming of input, output, and bidirectional ports. In a preferred embodiment, an element name to be resolved is inserted into a set of element names to determine whether the name is unique. If not, the proposed name is modified according to a set of modification rules until uniqueness is achieved. The step of modifying a name may be carried out on an iterative basis, for example, by attaching an incremented or decremented index value to an element name as a prefix or suffix.

REFERENCES:
patent: 5084824 (1992-01-01), Lam et al.
patent: 5263162 (1993-11-01), Lundeby
patent: 5278769 (1994-01-01), Bair et al.
patent: 5384710 (1995-01-01), Lam et al.
patent: 5423023 (1995-06-01), Batch et al.
patent: 5452226 (1995-09-01), Hooper et al.
patent: 5452227 (1995-09-01), Kelsey et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5625567 (1997-04-01), Mankin et al.
patent: 5805861 (1998-09-01), Gilbert et al.
Verilog Netlist as an Exchange Language; Jen-Jen Lung and J. Bhasker; Jul., 1994 IEEE; pp. 10-14.
A Unified Data Exchange Environment Based on EDIF; Wanhao Li et al.; Proceedings of the Design Automation Conference; Las Vegas, Jun. 25-29, 1989; pp. 803-806.
Different Levels of Information Models for Use in Frameworks; Electronic Design Automation Frameworks, 1992, pp. 21-40, XP002078569.
PTO 99-1295 (Translation of German Patent Application, Document No. DE 4408106, Published Dec. 15, 1994, Invented by Lange, E., Translated by FLS, Inc., Feb. 1999).
Sugihara et al. ("Formal specification of data formats for user-friendly interfaces", IEEE Comput. Soc. Press, 1984 IEEE Workshop on Languages for Automation, pp. 209-214, Jan. 1, 1984).
Holierhoek et al. ("A Macro Block Comipler with logic optimization", CCVLSI-87 Technical Digest, Canadian Conference on Very Large Scale Integration, pp. 63-68, Jan. 1, 1987).

Affiliated with

Also associated with

Rating

Method for generating format-independent electronic circuit repr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for generating format-independent electronic circuit repr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating format-independent electronic circuit repr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1684710