Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2008-04-29
2008-04-29
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S002000, C703S014000, C703S018000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10992091
ABSTRACT:
A method for generating and evaluating a table model for circuit simulation in N dimensions employing mathematical expressions for modeling a device. The table model uses an unstructured N-dimensional grid for approximating the expressions. The method includes the steps of: (a) establishing a function domain having boundary limits in the N dimensions; (b) performing an accuracy partitioning operation to establish accuracy partitions; the mathematical expressions being satisfied within each accuracy partition within a predetermined error criteria; (c) performing a continuity partitioning operation to establish continuity partitions ensuring continuity of solutions of the mathematical expressions across boundaries separating adjacent accuracy partitions; (d) performing a grid refining operation to configure the continuity partitions to assure monotonic solutions of the mathematical expressions in the continuity partitions; (e) if a continuity partition is altered during the grid refining operation, returning to step (c), else proceeding to next step; (f) ending the method.
REFERENCES:
patent: 5553008 (1996-09-01), Huang et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6453275 (2002-09-01), Schoenmaker et al.
patent: 6483518 (2002-11-01), Perry et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6615164 (2003-09-01), Gopisetty et al.
Lewis, David M; “Device Model Approximation Using 2N Trees”; IEEE Transactions of Computer-Aided Design, vol. 9, No. 1, Jan. 1990.
Cheng and Li; “A Fast Method for MOS Model Evaluation in VLSI Simulation With Controllable Error”; China 1991 International Conference on Circuits and Systems; Jun. 1991; Shenzhen, China.
Nadezhin et al; “SOI Transistor Model for Fast Transient Simulation”; ICCAD '03 Nov. 11-13, 2003, San Jose, CA.
Fuchs, Kedem and Naylor; “On Visible Surface Generation by A Priori Tree Structures”; Association for Computing Machinery Copyright Notice 1980 ACM 0-89791-021-4/80/0700-0124.
Brady III Wade J.
Rodriguez Paul
Teets Jonathan J
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method for generating and evaluating a table model for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating and evaluating a table model for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating and evaluating a table model for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3940786