Patent
1995-06-07
1998-04-07
Coleman, Eric
395490, G06F 1750
Patent
active
057375747
ABSTRACT:
A method and system are provided for generating a logic network using a hardware independent description means. A logic circuit synthesizer, in response to a user description specifying only signals and the circumstances under which the signals are produced, generates a logic network that generates the signals specified in the user description, e.g., a net list of logic elements, such as logic gates, high impedance drivers, level sensitive latches and edge sensitive flip-flops along with the interconnections of the logic elements. In one embodiment, the logic circuit synthesizer includes a preprocessor means and a logic circuit generator means. The preprocessor means, in response to the user description, converts signals and conditions in the user description into a structure having nodes interconnected by edges. The edges include an edge condition under which the edge is traversed. The logic circuit generator, using the structure and the edge conditions, creates a logic network that generates the signals specified in the user description.
REFERENCES:
patent: 3458240 (1969-07-01), Hanson
patent: 4342093 (1982-07-01), Miyoshi
patent: 4677587 (1987-06-01), Zemany, Jr.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4725971 (1988-02-01), Doshi et al.
patent: 4725975 (1988-02-01), Sasaki
patent: 4792909 (1988-12-01), Serlet
patent: 4792913 (1988-12-01), Buckland
patent: 4833619 (1989-05-01), Shimizu
patent: 4882690 (1989-11-01), Shinsa
patent: 4896272 (1990-01-01), Kurosawa
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 4924429 (1990-05-01), Kurashita
patent: 5007018 (1991-04-01), Rutherford
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5067091 (1991-11-01), Nakazawa
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5095441 (1992-03-01), Hopper et al.
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5146583 (1992-09-01), Matsunaka
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5175814 (1992-12-01), Anick et al.
patent: 5189629 (1993-02-01), Kohnen
patent: 5197016 (1993-03-01), Sugimoto
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5237513 (1993-08-01), Kaplan
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5253363 (1993-10-01), Hyman
patent: 5257201 (1993-10-01), Berman
patent: 5259006 (1993-11-01), Price et al.
patent: 5274793 (1993-12-01), Kuroda
patent: 5291612 (1994-03-01), Sosic et al.
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5359539 (1994-10-01), Matsumoto
patent: 5377122 (1994-12-01), Werner et al.
patent: 5392227 (1995-02-01), Hiserote
patent: 5437037 (1995-07-01), Furuichi
patent: 5461574 (1995-10-01), Matsunaga
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5544066 (1996-08-01), Rostoker et al.
Russell B. Segal, BDSYN: Logic Description Translator, BDSIM: Switch-level Simulator 1-90, Electronics Research Laboratory, University of California, Berkeley, CA (May 21, 1987).
Laung-Terng Wang et al., SSIM: A Software Levelized Compiled-Code Simulator 2-8, 24th ACM/IEEE Design Automation Conference, Paper 2.1 (1987).
D.E. Thomas et al., The System Architect's Workbench 337-343, 25th ACM/IEEE Design Automation Conference, Paper 23.2 (1988).
Raul Camposano, Design Process Model in the Yorktown Silicon Compiler 489-494, 25th ACM/IEEE Design Automation Conference, Paper 32.3 (1988).
G. Colon-Bonet et al. On Optimal Extraction of Combinational Logic and Don't Care Sets from Hardware Description Languages 308-311, IEEE Design & Test (1989).
A.J. Van Der Hoeven et al., A Model for the High-Level Description and Simulation of VLSI Networks 41-48, IEEE Design & Test of Computers (Aug. 1990).
Peter M. Maurer et al., Techniques For Unit-Delay Compiled Simulation 480-484, 27th ACM/IEEE Design Automation Conference, Paper 27.1 (1990).
Zhicheng Wang et al., LECSIM: A Levelized Event Driven Compiled Logic Simulator 491-496, 27th ACM/IEEE Design Automation Conference, Paper 27.3 (1990).
J. Bhasker et al., An Optimizer For Hardware Synthesis 20-36, IEEE Design & Test of Computers (Oct. 1990).
Giovanni De Micheli, High-Level Syntheses of Digital Circuits 6-7, IEEE Design & Test of Computers (Oct. 1990).
R. Camposano, From Behavior to Structure: High-Level Synthesis 8-19, IEEE Design & Test of Computers (Oct. 1990).
Giovanni De Micheli et al., The Olympus Syntheses System 37-53, IEEE Design & Test of Computers (Oct. 1990).
Roger Lipsett, VHDL--The Language 28-41, IEEE Design & Test (Apr. 1986).
Alfred S. Gilman, HDL--The Design Environment 42-47, IEEE Design & Test (Apr. 1986).
Elementary Pascal by H. Ledgard, et al. 1st Ed., Vintage Books, Feb. 1982, pp. 46-48, 66-75.
Gregory Brent L.
Segal Russell B.
Coleman Eric
Gunnison Forrest E.
Synopsys, Inc
LandOfFree
Method for generating a logic circuit from a hardware independen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating a logic circuit from a hardware independen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating a logic circuit from a hardware independen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-25177