Method for generating a cue delay circuit

Details Method for generating a cue delay circuit Method for generating a cue delay circuit

2005-04-25

2008-09-23

Miska, Vit W (Department: 2833)

Horology: time measuring systems or devices

Combined with disparate device

C347S005000, C347S009000, C365S194000

Reexamination Certificate

active

07428188

ABSTRACT:
A method for generating a delayed cue signal begins by receiving a tachometer input and writing a cue signal to a write address into a memory element that includes a read address. A memory output signal is read from the read address and a delayed cue signal is created from the memory output signal. Next, a cue delay value is created, wherein the cue delay value is the difference between the read address and the write address. The method ends by generating the delayed cue signal from the cue delay value.

REFERENCES:
patent: 4045136 (1977-08-01), Watson et al.
patent: 4072419 (1978-02-01), Watson
patent: 4860219 (1989-08-01), Schulz et al.
patent: 5557304 (1996-09-01), Stortz
patent: 6109732 (2000-08-01), Wen
patent: 6241334 (2001-06-01), Haselby
patent: 6559962 (2003-05-01), Fukunaga et al.
patent: 6803989 (2004-10-01), Silverbrook
patent: 2004/0183842 (2004-09-01), Kobayashi et al.
Pending U.S. Appl. No. 10/948,071, entitled Varying Cue Delay Circuit, filed Sep. 23, 2004 in the name of Ronald J. Duke and assigned to Eastman Kodak Company.

Affiliated with

Also associated with

Rating

Method for generating a cue delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for generating a cue delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating a cue delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3976942