Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2007-01-02
2007-01-02
Nguyen, Vinh P. (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010
Reexamination Certificate
active
10990420
ABSTRACT:
A technique to simplify the cost and complexity of performing a full wafer test or probe of semiconductor wafers. A probe card connection layer is disposed on a surface of the wafer. The probe card connection layer comprises a plurality of probe contact connection points on a top surface of the probe card connection layer and a plurality of conductive traces on a bottom surface of the probe card connection layer. Each conductive trace is electrically connected to a corresponding probe contact connection point and electrically connected to a similar function connection point on each of a plurality of chips. Each conductive trace carries a test signal supplied to a corresponding probe contact connection point to the similar function connection points of the chips to which it is connected. A test signal can be delivered from a probe card device to multiple chips in the wafer nearly simultaneously from one probe card contact, thus greatly reducing the number of contacts required on the probe card and reducing the time required to test each chip on the wafer.
REFERENCES:
patent: 4931053 (1990-06-01), L'Esperance, Jr.
patent: 4937203 (1990-06-01), Eichelberger et al.
patent: 4968931 (1990-11-01), Littlebury et al.
patent: 5410259 (1995-04-01), Fujihara et al.
patent: 5504369 (1996-04-01), Dasse et al.
patent: 6121065 (2000-09-01), Wong et al.
patent: 6265888 (2001-07-01), Hsu
patent: 6534785 (2003-03-01), Farnworth et al.
patent: 6762611 (2004-07-01), Hübner et al.
patent: 6784677 (2004-08-01), Miller et al.
patent: 2003/0212523 (2003-11-01), Dorough et al.
patent: 2004/0158783 (2004-08-01), Sun et al.
Nierle Klaus
Schneider Peter
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Nguyen Vinh P.
LandOfFree
Method for full wafer contact probing, wafer design and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for full wafer contact probing, wafer design and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for full wafer contact probing, wafer design and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3776068