Semiconductor device manufacturing: process – Cleaning of wafer as interim step
Reexamination Certificate
2005-02-22
2005-02-22
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Cleaning of wafer as interim step
C438S618000, C438S622000, C438S625000, C438S626000, C438S627000, C438S631000, C438S633000, C438S636000, C438S648000
Reexamination Certificate
active
06858549
ABSTRACT:
After a plurality of grooves are formed in an insulating film and in an antireflection film on the insulating film, a barrier metal film and a conductive film are deposited on the anti-reflection film such that each of the grooves is filled. Subsequently, the portions of the conductive film outside the grooves are removed by a first polishing step and then the portions of the barrier metal film outside the grooves are removed by polishing. Thereafter, foreign matter adhered to the surface of the anti-reflection film is removed and a third polishing step is conducted on the surface of the anti-reflection film using an abrasive agent of the same type as used in the first polishing step of the conductive film.
REFERENCES:
patent: 6150269 (2000-11-01), Roy
patent: 6174810 (2001-01-01), Islam et al.
patent: 6184128 (2001-02-01), Doan et al.
patent: 6274478 (2001-08-01), Farkas et al.
patent: 6274499 (2001-08-01), Gupta et al.
patent: 6358849 (2002-03-01), Havemann et al.
patent: 6444569 (2002-09-01), Farkas et al.
patent: 6468135 (2002-10-01), Cruz et al.
patent: 6573173 (2003-06-01), Farkas et al.
patent: 20020102834 (2002-08-01), Yang
patent: 07-221058 (1995-08-01), None
patent: 09-326392 (1997-12-01), None
patent: 10-214834 (1998-08-01), None
patent: 2000-340531 (2000-12-01), None
patent: 2001-85375 (2001-03-01), None
patent: 2001-148386 (2001-05-01), None
patent: 2001 156029 (2001-06-01), None
patent: 2001-162520 (2001-06-01), None
patent: 2001-291720 (2001-10-01), None
patent: 2002-506295 (2002-02-01), None
patent: 2002-110679 (2002-04-01), None
patent: 2003-077918 (2003-03-01), None
patent: 2003-077921 (2003-03-01), None
patent: 2003-100746 (2003-04-01), None
patent: WO 9946353 (1999-09-01), None
Hamanaka Masashi
Harada Takeshi
Ueda Tetsuya
Yoshida Hideaki
Elms Richard
Matsushita Electric - Industrial Co., Ltd.
Owens Beth E.
LandOfFree
Method for forming wiring structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming wiring structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming wiring structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3468932