Method for forming stacked via-holes in printed circuit boards

Etching a substrate: processes – Forming or treating electrical conductor article – Forming or treating of groove or through hole

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S760000

Reexamination Certificate

active

07488428

ABSTRACT:
A method for forming stacked via-holes on a printed circuit board includes the steps of: providing a printed circuit board having a conductive trace formed on a side surface thereof; forming a first copper-clad laminate on the side surface having the conductive trace; forming a number of first copper micro-via in a copper layer of the first copper-clad laminate; forming a second copper-clad laminate on the surface of the copper layer having the first copper micro-via of the first copper-clad laminate; forming a number of second copper micro-via in a copper layer of the second copper-clad laminate by a first laser on the basis of the first copper micro-via, each second copper micro-via being located corresponding to its correspondingly first copper micro-via; and removing corresponding resin layer portions of the first and second copper-clad laminates, using a second laser, to yield the respective stacked via-holes.

REFERENCES:
patent: 7078816 (2006-07-01), Japp et al.
patent: 2004/0043310 (2004-03-01), Takeishi et al.
patent: 2004/0178492 (2004-09-01), Tsukamoto et al.
patent: 2006/0191133 (2006-08-01), Nakao et al.
patent: 520630 (2003-02-01), None
patent: 200614891 (2005-05-01), None
Jin-Du Lin, “Application of RCC in HDI/BUM”, Printed Circuit Information, Apr. 2002, pp. 8 to 11, 2002 (4), 1994-2008 China Academic Journal Electronic Publishing House, China.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming stacked via-holes in printed circuit boards does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming stacked via-holes in printed circuit boards, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming stacked via-holes in printed circuit boards will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4102290

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.