Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
1999-12-03
2001-06-05
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S296000, C438S427000
Reexamination Certificate
active
06242322
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for isolating shallow trench and, more particularly, to a method of using high-density plasma oxide layer to fill shallow trench.
BACKGROUND OF THE INVENTION
Along with trend of integrated circuit devices toward high-density integration, required accuracy of manufacturing process becomes higher and higher. Because of smaller distances between components, isolation between components becomes more important. The shallow trench isolation (STI) technology has been developed to fulfill this isolation requirement of components. Methods for filling the trench include chemical vapor deposition (CVD) and plasma-enhanced chemical vapor deposition (PECVD). An oxide layer is formed directly on the trench, and then a planarization process such as resist etch back (REB), reactive ion etch (RIE), or chemical mechanical polishing (CMP) is used to acquire a more planar chip surface. Although the above mentioned methods for filling the trench can successfully fill the trench, voids may easily arise from incomplete filling. To overcome this problem, high-density plasma chemical vapor deposition (HDP-CVD) method has been developed to generate high-density plasma oxide layer for filling the trench. The HDP-CVD method has advantages such as that gap does not easily arise, and that the oxide layer has low wet chemical etch rate, better moisture-resistance, and better stability.
In prior art, there exist many planarization processes of the shallow trench isolation. The most efficient one is that using reverse mask and pre-etch at active regions to let chemical mechanical polishing be better controlled. For instance, U.S. Pat. No. 5,851,899 discloses a gapfill and planarization process for shallow trench isolation. However, photolithography is needed in this process, resulting in higher cost.
To reduce cost, photolithography must be avoided. Another technology using poly-silicon cap and chemical mechanical polishing to form a self-align reverse mask is thus proposed. This technology can be successfully applied to process of using tetra-ethyl-ortho-silicate (TEOS) to fill the shallow trench, but can not be applied to process of using high-density plasma to fill shallow trench isolation. This is because that when the poly-silicon cap is polished using chemical mechanical polishing, dishing effect arises so as to let high-density plasma oxide layer be exposed out of the self-align reverse mask.
SUMMARY OF THE INVENTION
Accordingly, the primary object of the present invention is to propose a method of applying poly-silicon cap and chemical mechanical polishing to form a self-align reverse mask for filling shallow trench isolation using high-density plasma oxide layer.
According to the present invention, a method for forming shallow trench isolation comprises the steps of: using high-density plasma oxide layer to fill the shallow trench; depositing a layer of poly-silicon cap and a thin oxide layer thereon; using selective poly-silicon chemical mechanical polishing to form a self-align reverse mask at the surface of the shallow trench filled with the high-density plasma oxide layer; locally etching the high-density plasma oxide layer; and using chemical mechanical polishing to perform a planarization process.
This and other objects, features and advantages of the present invention will become apparent to those skilled in the art upon consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 5923993 (1999-07-01), Sahota
patent: 6033970 (2000-03-01), Park
patent: 6048771 (2000-04-01), Lin et al.
patent: 6048775 (2000-04-01), Yao et al.
patent: 6057210 (2000-05-01), Yang et al.
patent: 6071792 (2000-06-01), Kim et al.
patent: 6159822 (2000-12-01), Yang et al.
patent: 6171929 (2001-01-01), Yang et al.
Chen Cheng-Yu
Chen Hsi-Chieh
Blum David S
Bowers Charles
Rosenberg , Klein & Lee
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Method for forming shallow trench isolation filled with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming shallow trench isolation filled with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming shallow trench isolation filled with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2439555