Semiconductor device manufacturing: process – Making conductivity modulation device
Patent
1997-02-28
1999-03-30
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making conductivity modulation device
438430, 438962, H01L 2120
Patent
active
058888527
ABSTRACT:
The method for forming a semiconductor microstructure of this invention includes the steps of: forming a mask pattern having a first opening and a second opening on a substrate having a semiconductor layer as an upper portion thereof; and selectively etching the semiconductor layer using the mask pattern to form a semiconductor microstructure extending in a first direction parallel to a surface of the substrate, wherein, in the step of selectively etching the semiconductor layer, an etching rate in a second direction vertical to the first direction and parallel to the surface of the substrate is substantially zero with respect to an etching rate in the first direction, and a width of the semiconductor microstructure is substantially equal to a shortest distance between the first opening and the second opening in the second direction.
REFERENCES:
patent: 4696098 (1987-09-01), Yen
patent: 4747909 (1988-05-01), Kanazawa et al.
patent: 4900695 (1990-02-01), Takahashi et al.
patent: 5244828 (1993-09-01), Okada et al.
patent: 5405454 (1995-04-01), Hirai et al.
patent: 5422305 (1995-06-01), Seabaugh et al.
patent: 5453398 (1995-09-01), Lee et al.
patent: 5514614 (1996-05-01), Yuki et al.
K. Kurihara et al., "Sub-10-nm Si Lines Fabricated Using Shifted Mask Patterns Controlled with Electron Beam Lithography and KOH Anisotropic Etching", Jpn J. Appl. PHYS., vol. 35, Part 1, No. 12B, Dec., 1996, pp. 6668-6672.
K. Kurihara et al., "Sub-10-NM Si Lines Fabricated Using Shifted Mask Patterns Controlled with Beam Lithography and KOH Anisotropic Etching", Microprocess, pp. 212-213, Jul. 11, 1996.
Hirai Yoshihiko
Morimoto Kiyoshi
Morita Kiyoyuki
Yuki Koichiro
Chaudhari Chandra
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Method for forming semiconductor microstructure, semiconductor d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming semiconductor microstructure, semiconductor d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming semiconductor microstructure, semiconductor d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214188